Labels Milestones
BackReport for precadsr-panel.kicad_pcb Created on Tue Mar 5 20:19:51 2024 Copper Layer Stackup: T5 15.200mm 0.5984" (1 hole T3 7.000mm 0.2756" (6 holes) T4 10.000mm 0.3937" (4 holes) T5 15.200mm 0.5984" (1 hole T3 7.000mm 0.2756" (6 holes T4 10.000mm 0.3937" (4 holes T5 15.200mm 0.5984" (1 hole Total plated holes Total unplated holes count 16 Not plated through holes are merged with plated holes Total unplated holes count 16 Latest commits for file Docs/precadsr_layout_back.pdf rm old format files 4 files changed, 37 deletions(- delete mode 100644 Hardware/PCB/precadsr_aux_Gerbers/precadsr-B_Mask.gbr create mode 100644 Panels/luther_triangle_10hp.scad create mode 100644 Hardware/Panel/precadsr-panel/precadsr-panel.pretty/precadsr-panel-holes.kicad_mod create mode 100644 3D Printing/Pot_Knobs/pot_knob_two_parts_cap.stl create mode 100644 Synth_Manuals/LABOR_MANUAL.pdf create mode 100644 Hardware/PCB/precadsr/ao_tht.pretty/PinHeader_1x03_P2.54mm_Vertical.kicad_mod create mode 100644 Hardware/PCB/precadsr/Kosmo_panel.pretty/Kosmo_Panel_Dual_Mounting_Holes.kicad_mod create mode 100644 Hardware/Panel/precadsr-panel/precadsr-panel.pretty/precadsr-panel-art.kicad_mod create mode 100644 3D Printing/Rails/36hp_outie.stl | Bin 0 -> 12097777 bytes Examples/precadsr.pdf | Bin 11675 -> 0 bytes Latest commits for file Schematics/SynthMages.pretty/Jack_3.5mm_QingPu_WQP-PJ398SM_Vertical_CircularHoles_Socket_Centered.kicad_mod Binary files /dev/null and b/Panels/Futura XBlk BT.ttf .
- Normal -3.934399e-001 6.745033e-001 6.247002e-001 facet.
- Pitch; https://www.xilinx.com/support/documentation/user_guides/ug475_7Series_Pkg_Pinout.pdf#page=297, NSMD pad definition Appendix A BGA.
- -0.000000e+00 -9.999995e-01 vertex -1.068490e+02 9.725134e+01 1.020704e+01 vertex -1.071780e+02.