3
1
Back

A capacitor / resistor pair, see Fireball's hard sync to schematic, laid out PCB with on-board components PCB initial layout, no traces One SPST switch per step, to enable/disable gate per step. (10 .

New Pull Request