synth_tools

Back

9.964684e-01 0.000000e+00 facet normal 5.969159e-01 1.922994e-03 8.023015e-01 facet normal -0.705404 0.0127267 0.708692 vertex 0.781299 -7.29119 7.20554 facet normal -0.15155 0.00987306 0.9884 vertex -7.2243 0.221399 6.88859 facet normal 9.953861e-01 3.522494e-14 -9.595103e-02 facet normal -0.727319 -0.241698 0.642332 vertex -0.162663 -6.59163 7.16505 facet normal -7.499905e-01 -4.160305e-03 6.614355e-01 facet normal 4.851186e-001 8.489581e-001 2.095952e-001 facet normal -4.120029e-001 -9.111825e-001 0.000000e+000 vertex 5.919638e+000 -3.953691e+000 2.496000e+001 vertex -5.970783e+000 3.719342e+000 9.983999e+000 vertex -4.278750e+000 3.651320e+000 9.983999e+000 vertex -3.893586e+000 4.057701e+000 1.747200e+001 facet normal 0.000517913 -0.115713 -0.993283 facet normal 0.875976 0.471404 0.102197 vertex 6.33525 0.41258 7.82405 facet normal -0.880555 0.472746 0.0336791 vertex -3.08479 -4.5363 21.833 vertex -5.28966 -0.996058 21.8214 vertex 4.24331 -2.97557 21.7998 vertex 4.02975 -3.69322 21.8414 facet normal 0.0464265 0.0868518 0.995139 vertex -2.98249 -7.20038 5.97318 facet normal 0.815356 -0.435831 0.381112 facet normal 0.416182 0.778621 0.469619 vertex -8.21035 3.40084 5.07603 facet normal -1.371665e-14 -1.000000e+00 3.935526e-15 facet normal -0.0816274 -0.0817217 0.993307 vertex 5.59382 -4.18518 7.89166 facet normal -2.845761e-001 -4.980084e-001 8.191484e-001 facet normal -5.786627e-004 0.000000e+000 -9.999998e-001 facet normal 0.0868542 0.0464245 0.995139 vertex 1.36686 7.38567 6.0001 facet normal -9.784889e-17 -5.803989e-16 -1.000000e+00 facet normal 0.830854 -0.556491 -1.85843e-07 vertex -3.15398 1.32612 6.59 facet normal 9.930243e-001 4.114703e-003 1.178376e-001 facet normal -0.247465 0.963798 0.0992709 facet normal -0.840784 0.532182 0.0993189 facet normal 0.730693 0.622304 0.280758 facet normal -3.861520e-001 -6.787001e-001 6.247021e-001 vertex 6.281633e-001 4.347366e+000 2.488700e+001 facet normal -2.304122e-004 -4.032215e-004 -9.999999e-001 Latest commits for branch v1.1 Finish PCBs d74befe391233bd8b162f7f5705c277e04d9b135 Checkpoint after converting most things to SMD From 054c37512afd84e9f4dd43316902a76ae73fd917 Mon Sep 17 00:00:00 2001 Subject: [PATCH] Initial kicad, images, gitignore for kicad backups *-backups More repo cleanup, adopt github .gitignore file # Temporary files *.lck # KiCad backups folders *-backups # Compressed files *.zip # Mac stuff *.DS_Store # Emacs temps *~ \#* # LTSpice Simulations/*.log Simulations/*.raw Simulations/*.txt Copper Layer Stackup: ============================================================= L1 : F.Cu front L2 : B.Cu back Drill file 'precadsr-panel.drl' contains T1 3.200mm 0.1260" (4 holes) (with 4 slots) T2 5.000mm 0.1969" (1 hole T3 7.000mm 0.2756" (6 holes) T4 10.000mm 0.3937" (4 holes T5 15.200mm 0.5984" (1 hole) Total plated holes count 16 ============================================================= Total unplated holes count 16 Latest commits for file Images/PXL_20210831_002553634.jpg main synth_tools/README.md 0 lines Latest commits for file PSU/PSU.md //clock rate (rv11 // once/continuous (sw15 // 2 NO Moment switches: // 1 for once/cont (sw15 // pause (j18/j19 // run/stop (sw14 // 1 rotary switch, 5+ positions 10 LEDs 3 sockets Subject: [PATCH] Update luther's layout Drill report for precadsr-panel.kicad_pcb Created on Tue Mar 5 20:19:51 2024 ; FORMAT={-:-/ absolute / inch / decimal} Schematics/schematic_bugs_v1.txt Normal file Unescape Hardware/PCB/precadsr/ao_tht.pretty/DIP-6_W7.62mm_Socket_LongPads.kicad_mod Normal file Unescape Hardware/Panel/precadsr_panel_al/precadsr_panel_al.pretty/Bigger_Push_Switch_Hole_NPTH.kicad_mod Normal file Unescape HP.

New Pull Request

Labels Milestones