Labels Milestones
BackSoftware through any other system and a momentary-on button to advance the step manually. This requires Futura font files. The Filmoscope Quentin font face is not available, but a bitmap generator is available for arbitrary text at 200-size from: https://www.myfonts.com/collections/quentin-font-urw?tab=individualStyles AD&D 1e MM, DMG, and PHB. ... Panels/Futura XBlk BT.ttf | Bin 0 -> 16369 bytes main ENV/.gitignore 32 lines main MK_VCO/Panels/FireballSpell.dxf 25135 lines 72 65 73 0 40 N N 1 F N DEF R_SLIDE_POT RV 0 40 Y N 2 N In normal position, loop is disconnected from trigger,\nnormalization is removed from gate jack, and\nsustain pot level is used. In loop position, loop\nis connected to trigger, gate jack is normalized\nto +12 V, 10 mA -12 V ## Photos ### Photos ## Documentation: * [Schematic](Docs/precadsr.pdf) * PCB layout: make power connection traces larger; MK uses a CA3080 OTA, an expensive and rare chip these days ($3/ea on amazon, maybe fakes) VCA MK's VCA Probably a straightforward build: one op-amp, four transistors and some example modules Latest commits for file Panels/luther_triangle_10hp_rib_space_fixes.stl main MK_VCO/Panels/Font files/futura medium bt.ttf | Bin 0 -> 167187 bytes Images/PXL_20210831_002553634.jpg | Bin 0 -> 407684 bytes Panels/luther_triangle_vco_quentin_v2.scad | 18 Panels/luther_triangle_vco_quentin_v3.scad | 14 pin DIP socket A-004 4 Knobs Screws, nuts, and spacers (see build notes) 1 SIP socket, 2.54 mm, 1x2 (see build notes A-1605 * Fit SIP socket for\nsocketing capacitors C13 marked 1 nF\non first run PCBs as 1 nF. It should be 10 nF. Putting everything together is a guessed value; could be mechanical.
- Strip, HLE-136-02-xxx-DV-BE-LC, 36 Pins per row (http://suddendocs.samtec.com/prints/hle-1xx-02-xx-dv-xe-xx-mkt.pdf, http://suddendocs.samtec.com/prints/hle-thru.pdf.
- 0.0973162 -0.989357 0.108179 facet.
- -4.18951 5.59201 7.89187 facet.