3
1
Back

7027 lines From 3c7abf219614572e87f96c0e195a9732c02e7e99 Mon Sep 17 00:00:00 2001 Subject: [PATCH] gets jiggy with PCB trace layout created pull request synth_mages/MK_VCO#1 32ded0979b Fix rail clearance issues, make all power traces large "rules": { PCB initial layout, no traces "solder_mask_clearance": 0.0, PCB initial layout, no traces "silk_line_width": 0.15, PCB initial layout, no traces }, Add ground fills, fix some clearance issues, make all power traces large Added input resistor for sync; placed everything on PCB sandwich, making some final-ish decisions about connecting to front panel design and.

New Pull Request