synth_tools

Back

106084 bytes Panels/luther_triangle_10hp.stl | Bin 0 -> 27618364 bytes create mode 100644 3D Printing/Panels/AD&D 1e spell names in Filmoscope Quentin/MAGIC MOUTH.png create mode 100644 Hardware/PCB/precadsr/Kosmo_panel.pretty/fastestenv_Panel_Dual_Mounting_Holes.kicad_mod create mode 100644 Hardware/PCB/precadsr/ao_tht.pretty/R_Axial_DIN0207_L6.3mm_D2.5mm_P7.62mm_Horizontal.kicad_mod create mode 100644 Hardware/Panel/precadsr-panel/fp-lib-table create mode 100644 Hardware/Panel/precadsr_panel_al_Gerbers/precadsr_panel_al-B_SilkS.gbr create mode 100644 Synth Mages Power Word Stun Panel.kicad_pcb Normal file View File Hardware/PCB/precadsr_aux_Gerbers/precadsr-B_Mask.gbr Normal file View File fp-info-cache Normal file View File 3D Printing/Panels/FIREBALL VCO.png | Bin 0 -> 46787 bytes Datasheets/tl074.pdf | Bin 0 -> 297934 bytes From d40f7ca1ca9e3e0f97e1dc4f553b9c659940a311 Mon Sep 17 00:00:00 2001 Subject: [PATCH 01/18] Added hard sync to schematic, laid out PCB with on-board components Added hard sync to schematic, laid out PCB with exploratory 8hp layout Schematics/Enlarge/Enlarge.kicad_prl | 77 Schematics/Enlarge/Enlarge.kicad_pro | 143 C1 is too small for a single 1.5 mm² wires, reinforced insulation, conductor diameter 2mm, see http://www.produktinfo.conrad.com/datenblaetter/550000-574999/556444-da-01-de-LEITERPLATTENKL__PTSM_0_5__4_2_5_V_THR.pdf, script-generated with , script-generated using https://github.com/pointhi/kicad-footprint-generator/scripts/TerminalBlock_MetzConnect THT terminal block RND 205-00288 pitch 5.08mm size 10.2x10.6mm^2 drill 1.3mm pad 2.5mm terminal block Metz Connect Type094_RT03502HBLU, 2 pins, color: clear IR infrared LED diameter 3.0mm z-position of LED center 3.0mm 2 pins LED, Round, FlatTop, Rectangular size 5.0x2.0mm^2 z-position of LED center 1.0mm 2 pins Schematics/schematic_bugs_v1.md Normal file Unescape Hardware/Panel/precadsr-panel/precadsr-panel.kicad_pcb Normal file View File 3D Printing/Pot_Knobs/pot_knobs_assortment.3mf Executable file View File From 666c48f795106664bf9f1401667d0a4bc7a85e2a Mon Sep 17 00:00:00 2001 Subject: [PATCH] More work finding space for everything, lining things up more More work finding space for everything, lining things up more Binary files /dev/null and b/Images/IMG_6777.JPG differ Binary files /dev/null and b/Images/PXL_20210831_000949090.jpg differ Binary files /dev/null and b/Images/precadsr-panel.png differ From d74befe391233bd8b162f7f5705c277e04d9b135 Mon Sep 17 00:00:00 2001 Subject: [PATCH 09/18] Apply jlcpcb's design rules, small fixes for those couple more minor clearance tweaks Subject: [PATCH 1/2] Fix rail clearance issues, add PCB slot, more options for potentiometer spoke placement group "" (id efdac9a8-63a2-4056-9007-59528f4494a3 Latest commits for file Schematics/SEQ_MANUAL_v2.pdf Update readme Potentiometers: One potentiometer per step, to set output voltages. (10) - One SPDT switch to disable the clock, and a momentary-on button to run once - Pause CV In - diode to U2-3 - Clock POT is the first.

New Pull Request

Labels Milestones