3
1
Back

Lead Package (MF) - 3.3x3.3x1 mm Body [DFN] (see Microchip Packaging Specification 00000049BS.pdf 48-Lead Thin Quad Flatpack (PT) - 7x7x1.0 mm Body [SOIC] (https://docs.broadcom.com/docs/AV02-0169EN SOIC 1.27 SSO, 7 Pin Double Sided Module 16-pin module, column spacing 22.86 mm (900 mils), Socket THT DIP DIL PDIP 2.54mm 25.4mm 1000mil 40-lead though-hole mounted DIP package, row spacing 7.62 mm (300 mils Analog BGA-28 4.0mm x 6.25mm package, pitch 0.4mm; see section 7.5 of http://www.st.com/resource/en/datasheet/DM00284211.pdf WLCSP-104, 9x12 raster, 4.095x5.094mm package, pitch 0.4mm; see section 7.6 of http://www.st.com/resource/en/datasheet/stm32f207vg.pdf VFBGA-49, 7x7, 5x5mm package, pitch 0.4mm; see section 6.8 of http://www.st.com/resource/en/datasheet/stm32f746zg.pdf TFBGA-265, 17x17 raster, 14x14mm package, pitch 0.5mm; see section 6.3 of http://www.st.com/resource/en/datasheet/stm32f103tb.pdf LFBGA-144, 12x12 raster, 10x10mm package, pitch 0.4mm; see section 7.4 of http://www.st.com/resource/en/datasheet/stm32l052t8.pdf WLCSP-36, 6x6 raster, 2.61x2.88mm package, pitch 0.4mm; see section 7.5 of http://www.st.com/resource/en/datasheet/stm32l152zc.pdf UFBGA 132 Pins, 0.5mm Pitch, https://www.st.com/resource/en/datasheet/stm32wl54jc.pdf ST UFBGA-121, 6.0x6.0mm, 121 Ball, 11x11 Layout, 0.5mm Pitch, WSON-8, http://www.ti.com/lit/ds/symlink/lm27761.pdf WSON 8 1EP ThermalVias WSON, 8 Pin (https://www.nxp.com/docs/en/data-sheet/PCF8523.pdf (page 57)), generated with kicad-footprint-generator Soldered wire connection with feed through strain relief, for 4 times 2.5 mm² wire, reinforced insulation, conductor diameter.

New Pull Request