3
1
Back

Exact configuration TBD. One SPDT switch to disable clock (pause). - SPST switch per step, to enable/disable gate per step. (10 One potentiometer for internal clock rate. Schematics/Unseen Servant/fp-info-cache glide in (j16/j17 // cv range (sw12 // steps: slider.

New Pull Request