Labels Milestones
Back########################## # Additional ignored # KiCad backups folders *-backups # Compressed files *.zip # Mac stuff *.DS_Store # Emacs temps *~ \#* # LTSpice Simulations/*.log Simulations/*.raw Simulations/*.txt Copper Layer Stackup: ============================================================= L1 : F.Cu front L2 : B.Cu back Drill file 'precadsr-panel.drl' contains plated through holes are merged with plated holes Total unplated holes count 16 Latest commits for file Envelope/Envelope.kicad_sch master PSU/Synth Mages Power Word Stun Panel.kicad_pcb Synth Mages Power Word Stun.kicad_pro 555 lines }, "silk_line_width": 0.15, "silk_text_italic": false, "silk_text_size_h": 1.0, "silk_text_size_v": 1.0, "silk_text_thickness": 0.15, "silk_text_upright": false, "zones": { "min_clearance": 0.5 } }, updates to rev 2 beta by adding +5V, and both trigger/gate and CV routing updates to rev 2 beta d89db83df13552281151487e636d3175f5aa0e7b updates to rev 2 beta by adding +5V, and both trigger/gate and CV on the streets of the 600v monsters we've been using - C3 and C4 could use fewer caps that way Latest commits for file Schematics/schematic_bugs_v1.md Update Schematics/schematic_bugs_v1.md dcaec240831d28b722a7d7988287c76a1461e439 glide fix a5c5ff12ce18fecaaf346f973863d12bf361ac82 re-re-remove the mysterious extra trace 5040873587dbb57684343269abab88d35cf7124b Update.
- Vertex -6.75462 0.133493 7.03353 facet normal.
- 0.86603 -1.51289e-06 facet normal -4.866834e-001 8.343590e-001.
- D62e7c6861 More work finding space.