3
1
Back

| 518 .../precadsr_aux_Gerbers/precadsr-B_Mask.gbr | 266 .../precadsr_aux_Gerbers/precadsr-B_Paste.gbr | 15 .../precadsr_aux_Gerbers/precadsr-B_SilkS.gbr | 1093 .../precadsr-Edge_Cuts.gbr | 16 .../precadsr_aux_Gerbers/precadsr-F_Cu.gbr | 580 .../precadsr_aux_Gerbers/precadsr-F_Mask.gbr | 266 .../precadsr_aux_Gerbers/precadsr-B_Paste.gbr | 15 .../PCB/precadsr_Gerbers/precadsr-F_SilkS.gbr | 1166 .../PCB/precadsr_Gerbers/precadsr-NPTH.drl | 17 .../Kosmo_Pot_Hole_NPTH.kicad_mod | 17 .../PCB/precadsr_Gerbers/precadsr-PTH.drl | 207 .../PCB/precadsr_Gerbers/precadsr-job.gbrjob | 2 ; DRILL file {KiCad 5.1.10-88a1d61d58~90~ubuntu20.04.1} date Thu Aug 12 11:11:04 2021 ; DRILL file {KiCad 7.0.11-7.0.11~ubuntu22.04.1} date Tue Mar 5 20:19:51 2024 L1 : F.Cu front L2 : B.Cu back Drill file 'precadsr-panel.drl' contains plated through holes: ============================================================= From a22bca6d29ddc0a54597dab4d11ad9ab7e48e3c6 Mon Sep 17 00:00:00 2001 Subject: [PATCH] Add ground fills, fix some clearance issues, make all power traces large Add ground fills, fix some clearance issues, make all power traces large Added input resistor for sync; placed everything on PCB Fireball/Fireball.kicad_sch | 120 Fireball/fp-info-cache | 51 create mode 100644 Hardware/PCB/precadsr_aux_Gerbers/precadsr-B_SilkS.gbr create mode 100644 Hardware/PCB/precadsr/ao_tht.pretty/C_Disc_D3.0mm_W1.6mm_P2.50mm.kicad_mod create mode 100644 3D Printing/AD&D 1e spell names in Filmoscope Quentin/Panels/MAGIC MOUTH.png create mode 100644 Schematics/SynthMages.pretty/Potentiometer_Alpha_RD901F-40-00D_Single_Vertical_CircularHoles_Shaft_Centered.kicad_mod create mode 100644 Hardware/PCB/precadsr/precadsr.pro delete mode 100644 Hardware/PCB/precadsr/Kosmo_panel.pretty/Kosmo_Panel_Slotted_Mounting_Hole.kicad_mod delete mode 100644 Panels/luther_triangle_vco_quentin_v3_blank.stl.stl create mode 100644 Schematics/SynthMages.pretty/Perfboard_4x12.kicad_mod Binary files /dev/null and b/3D Printing/Panels/image.png differ From a3935f450bd1ef1834b2de14643fc2be5f29e67e Mon Sep 17 00:00:00 2001 Subject: [PATCH 1/2] Fix rail clearance issues, make all power traces large tracks the ratsnest and compactifies the power subsystem From 9db3fb2a68fdc178fb3f74c68d22940f6cdd2e78 Mon Sep 17 00:00:00 2001 Subject: [PATCH] Organize Futura Heavy BT.ttf differ Binary files a/3D Printing/Panels/FIREBALL VCO.png Normal file Unescape module label(string, size=4, halign="center") { PSU/Synth Mages Power Word Stun.kicad_pcb 23180 lines From 398c2b234cc710f69bb9085257ff5dbf3509a410 Mon Sep 17 00:00:00 2001 Subject: [PATCH] couple more GND-stitch vias Latest.

New Pull Request