3
1
Back

Sockets: CLOCK in - CLOCK out // CV out Latest commits for file Schematics/SynthMages.pretty/Potentiometer_Alpha_RD901F-40-00D_Single_Vertical_CircularHoles_Shaft_Centered.kicad_mod Latest commits for file Images/capsocket.png b554ec2138 Add footprint items for panel holes; separate panel and pcb into different files Add.

New Pull Request