X="4.3" y="1.4"/> Update luther's layout Update luther's layout Update luther's layout Drill report for precadsr-panel.kicad_pcb Created on Tue Mar 5 20:19:51 2024 L1 : F.Cu front L2 : B.Cu back Drill file 'precadsr-panel.drl' contains T1 3.200mm 0.1260" (4 holes) (with 4 slots) T2 5.000mm 0.1969" (1 hole) T3 7.000mm 0.2756" (6 holes) T4 10.000mm 0.3937" (4 holes) (with 4 slots) T2 5.000mm 0.1969" (1 hole) T3 7.000mm 0.2756" (6 holes) T4 10.000mm 0.3937" (4 holes) T5 15.200mm 0.5984" (1 hole) T3 7.000mm 0.2756" (6 holes T4 10.000mm 0.3937" (4 holes T5 15.200mm 0.5984" (1 hole Total plated holes unplated through holes: ============================================================= T1 3.200mm 0.1260" (4 holes) (with 4 slots T2 5.000mm 0.1969" (1 hole) Total plated holes count 0 Minor layout tweaks merged pull request 'Finish schematic, add PDF | J6 | 1 | B10k | Potentiometer | | R31 | 1 | AudioJack2_SwitchT | Audio Jack, 2 Poles (Mono / TS *(optional) SIP socket, 2.54 mm, 1x4 Light emitting diode | | | Screws and spacers (see [build notes](build.md)) | | S3 | 1 | TL074 | Quad Low-Noise JFET-Input Operational Amplifiers, DIP-8/SOIC-8/TSSOP-8/VSSOP-8 Schottky Barrier Rectifier Diode, DO-41"/> $fn=3, center=true); for (z = [0 : sphere_indents_count. By Diodes Incorporated PowerDI3333-8 UXC, 3.05x3.05x0.8mm. New Pull Request
alt
click/enter