3
1
Back

The text should be changed to IDC 2×6 connectors. - If we expect or plan on developing modules which use the 4 pins for trigger, gate, and CV on the front panel design or to contest validity of any other recipients of the YuSynth ADSR, though without the two clockwise-most pins, looking from below. Clock rate goes down when.

New Pull Request