3
1
Back

From c9e81f0cc630cea052574ce7c50b3e82145bb626 Mon Sep 17 00:00:00 2001 Subject: [PATCH] PCB initial layout, no traces "silk_text_size_h": 1.0, "silk_text_size_v": 1.0, PCB initial layout, no traces Fireball/Fireball.kicad_prl | 8 pin DIP socket A-004 4 Knobs Screws, nuts, and spacers (see [build notes](build.md)) | | | | C1, C11 | 2 Panels/futura medium bt.ttf Normal file Unescape Fireball/Fireball.kicad_prl Normal file View File Panels/FireballSpellSmall.png Executable file View File Hardware/Panel/precadsr_panel_al/precadsr_panel_al.pretty/Bigger_Push_Switch_Hole.kicad_mod Normal file View File Hardware/Panel/precadsr-panel-Gerbers/precadsr-panel.drl Normal file Unescape Hardware/Panel/precadsr-panel/precadsr-panel.kicad_pcb Normal file Unescape f33ea6a168 Go to file traces added but maybe won't keep Fireball/Fireball.kicad_prl | 8 create mode 100644 Hardware/PCB/precadsr/ao_tht.pretty/CP_Radial_D5.0mm_P2.00mm.kicad_mod create mode 100644 3D Printing/Pot_Knobs/potentiometre_v3_1.5_merged.stl create mode 100644 Hardware/PCB/precadsr/ao_tht.pretty/Potentiometer_Alpha_RD901F-40-00D_Single_Vertical_CircularHoles.kicad_mod create mode 100644 Hardware/PCB/precadsr/ao_tht.pretty/C_Rect_L7.2mm_W7.2mm_P5.00mm_FKS2_FKP2_MKS2_MKP2.kicad_mod create mode 100755 Panels/FireballSpell_Large.webp create mode 100644 Hardware/Panel/precadsr-panel-Gerbers/precadsr-panel-MaskBottom.gbs create mode 100644 Panels/label_test.stl create mode 100644 Hardware/PCB/precadsr/ao_tht.pretty/DIP-6_W7.62mm_Socket_LongPads.kicad_mod delete mode 100644 Hardware/PCB/precadsr/ao_tht.pretty/DIP-6_W7.62mm_Socket_LongPads.kicad_mod delete mode 100644 3D Printing/Panels/AD&D 1e spell names in Filmoscope Quentin' main synth_tools/Schematics/SynthMages.pretty/Jack_3.5mm_QingPu_WQP-PJ398SM_Vertical_CircularHoles_Socket_Centered.kicad_mod 100 lines ac58a9eaed checkpoint after roughing out middle PCB checkpoint after roughing out middle PCB Update to 7.0, slider footprint Update to 7.0, slider footprint cb3a50e19a More tweaks after pro review Apply jlcpcb's design rules, small fixes for those Apply jlcpcb's design rules, small fixes for those 7022ad9ddb couple more minor clearance tweaks 99b8f1493d More layout updates More layout updates created pull request 'Put title box in PDF export 45cf8c00cd Merge pull request synth_mages/MK_SEQ#1 2666d5803f Footprint selection, some PCB layout choices From c6741b48f0ef8a6e69ecbca1a47bc4f4b481e2a3 Mon Sep 17 00:00:00 2001 Subject: [PATCH] Initial version *.dsn *.ses Fireball/Fireball VCO saw wave core.circuitjs.txt More repo cleanup, adopt github .gitignore file f45c980890 Align panel to integer pseudo-origin, remove testing text, decrease title label font size to 9mm and align it precisely for repeatability synth_mages:v1.0 Cumulative fixes from v1.1 SMT updates 13c8bcac477b612d33e1b1cfe89a6f9adc0a8935 Adding SynthMages footprint library How to apply in other circumstances. It is not included in this period. 1 Unresolved Conversation # Temporary files *.000 *.bak *.bck *.kicad_pcb-bak *.kicad_sch-bak *-backups *.kicad_prl *.sch-bak *~ _autosave-* *.tmp *-save.pro *-save.kicad_pcb fp-info-cache # Autorouter files (exported from Pcbnew) *.dsn *.ses */fp-info-cache c58f541d7e Upload files to '3D Printing/Panels/AD&D 1e spell names in Filmoscope Quentin/Panels/MIRROR IMAGE.png differ Binary files /dev/null and b/Panels/luther_triangle_10hp.stl differ Binary files /dev/null and b/Panels/Font files/futura medium bt.ttf and /dev/null differ From 2ce1144628c5b348c6a2166a7b906cc45e80a76d Mon Sep 17 00:00:00 2001 Subject: [PATCH] Optional capacitor socket # Temporary files *.000 *.bak *.bck *.zip *.DS_Store *~ .gitignore-extra *.dsn *.kicad_pcb-bak *.kicad_sch-bak *-backups */fp-info-cache *.kicad_prl.

New Pull Request