3
1
Back

-0.773011 0.0735069 facet normal -0.0813397 -0.0812122 0.993372 vertex -4.42536 -4.42536 7.81508 facet normal 0.538408 -0.714673 0.446497 facet normal -0.796851 -0.241732 0.553709 facet normal 0.220665 0.32036 0.921236 facet normal 8.462654e-01 -2.992164e-03 5.327532e-01 facet normal 0.90035 -0.423684 0.0993093 facet normal -9.521120e-01 0.000000e+00 -3.057496e-01 vertex -1.069378e+02 9.715134e+01 4.440930e+00 facet normal -8.191569e-001 -3.647930e-003 5.735579e-001 vertex -5.065041e+000 -2.117314e+000 2.484855e+001 facet normal -0.631327 0.769359 0.0975343 vertex -6.36396 -6.36396 4.51216 facet normal -0.114155 0.990968 0.0703598 facet normal -3.776370e-001 6.477720e-001 6.616508e-001 facet normal -0.714682 -0.5865 0.381114 vertex 9.20539 -3.813 2.94279 vertex 8.40938 -5.61897 2.58057 vertex 7.20568 -7.20568 0 facet normal 0.0808324 -0.0818475 0.993362 facet normal 4.781977e-001 8.392516e-001 2.588120e-001 vertex 4.672975e-002 -5.856013e+000 2.473857e+001 facet normal -1.011997e-14 5.429241e-15 -1.000000e+00 d8eca8dc7e Go to file f6c7924538 Messing around with panel title fonts 62cb30efbf Initial kicad, images, gitignore for kicad backups d7370bb10c Add tl074 datasheet/pinout Datasheets/tl074-pinout.jpeg | Bin 16369 -> 0 bytes Latest commits for file Panels/FireballSpellSmall.png \*\*\* A-3488 looks similar but is normally closed rather than normally open and will not work. Ask me how I know this. And by "ask me" I mean "shut up". BIN Images/capsocket.png Normal file View File Images/loop.png Normal file View File Schematics/Unseen Servant/fp-info-cache Normal file Unescape Period: 3 days 1 day Schematics/OttosIrresistableDance/OttosIrresistableDance.kicad_pcb Normal file View File b404e3f9c5 Update luther's layout b22080a808 More experimentation with panel alignment before printing Messing around with panel title fonts From aa85775b4759021aae3f9b898bf346f9066d11e7 Mon Sep 17 00:00:00 2001 Subject: [PATCH] PCB initial layout, no traces "other_line_width": 0.15, PCB initial layout, no traces "min_copper_edge_clearance": 0.0, PCB initial layout, no traces Initial kicad, images, gitignore for kicad backups .gitignore | 65 Hardware/PCB/precadsr/precadsr.kicad_pro | 471 .../precadsr-panel-Gerbers/drill_report.rpt | 26 .../precadsr-panel-MaskBottom.gbs | 75 .../precadsr-panel-MaskTop.gts | 75 Panels/FireballSpell_Large_bw.png.svg | 57 create mode 100644 Fireball/Fireball.kicad_pcb create mode 100644 Hardware/Panel/precadsr_panel_al_Gerbers/precadsr_panel_al-Edge_Cuts.gbr create mode 100644 3D Printing/Panels/BLADE BARRIER.png create mode 100644 Hardware/PCB/precadsr/ao_tht.pretty/C_Rect_L7.2mm_W2.5mm_P5.00mm_FKS2_FKP2_MKS2_MKP2.kicad_mod delete mode 100644 Hardware/Panel/precadsr_panel_al/fp-lib-table create mode 100755 Panels/FireballSpell.dxf create mode 100644 Hardware/Panel/precadsr-panel-Gerbers/precadsr-panel-drl_map.pdf create mode 100755 Panels/FireballSpell_Large_bw.png create mode 100644 Synth Mages Power Word Stun Panel.kicad_pcb caaf12f2da replaces FIREBALL mask/etch with silkscreen caaf12f2da0fe056d0b625b9c1a860efbae9f4d1 adds ideas for a single 2 mm² wires, reinforced insulation, conductor diameter 2.4mm, outer diameter 2.3mm, size source Multi-Contact FLEXI-E 0.15 (https://ec.staubli.com/AcroFiles/Catalogues/TM_Cab-Main-11014119_(en)_hi.pdf), bend radius 3 times outer diameter, generated with kicad-footprint-generator Molex Pico-Clasp series connector, BM12B-ZESS-TBT (http://www.jst-mfg.com/product/pdf/eng/eZE.pdf), generated with kicad-footprint-generator Soldered wire connection, for 2 times 0.75 mm² wires, basic insulation.

New Pull Request