Labels Milestones
BackMain synth_tools/Schematics/SynthMages.pretty/SOCKET_2_PIN_Header.kicad_mod 44 lines 1705ad98fb Put title box in PDF export Merge pull request 'Finish schematic, add PDF Compare 3 commits » 33729ec97f More repo cleanup, adopt github .gitignore file # Temporary files *.000 *.bak *.bck *.kicad_pcb-bak *.kicad_sch-bak *-backups */fp-info-cache *.kicad_prl *.sch-bak *~ _autosave-* *.tmp *-save.pro *-save.kicad_pcb fp-info-cache # Autorouter files (exported from Eeschema) *.net # Autorouter files (exported from Pcbnew # Exported BOM files *.xml *.csv # KiCad backups folders temp_* # Compressed files *.zip # Mac stuff *.DS_Store # Emacs temps *~ \#* # LTSpice Simulations/*.log Simulations/*.raw Simulations/*.txt Copper Layer Stackup: ============================================================= L1 : F.Cu front L2 : B.Cu back Drill file 'precadsr-panel.drl' contains plated through holes are merged with plated holes Total unplated holes count 16 Latest commits for file Panels/FireballSpell.png Add panels Add panels From d62e7c6861a31de12fc24143b97961d87c355a55 Mon Sep 17 00:00:00 2001 Subject: [PATCH] Organize Futura Heavy BT.ttf rename to 3D Printing/Cases/6u_wing_v1.scad 3D Printing/Rails/18hp_innie.stl create mode 100644 Hardware/PCB/precadsr/ao_tht.pretty/DIP-8_W7.62mm_Socket_LongPads.kicad_mod delete mode 100644 Images/adsr.png create mode 100755 Panels/FireballSpell.png.
- 1.28613 -3.10499 18.4724 vertex 0.4 3.34543 17.5976 facet.
- -4.531202e-01 facet normal 8.878030e-001 4.602236e-001 -0.000000e+000 vertex 5.430013e+000.