3
1
Back

Synth_tools/Schematics/SynthMages.pretty/3.5mm_jack_hole_nonpcb.kicad_mod 24 lines Binary files /dev/null and b/Images/PXL_20210831_004139245.jpg differ Images/befaco_vcadsr.png Normal file Unescape Drill report for precadsr-panel.kicad_pcb Created on Tue Mar 5 20:19:51 2024 L1 : F.Cu front L2 : B.Cu back Drill file 'precadsr-panel.drl' contains plated through holes: unplated through holes: ============================================================= T1 3.200mm 0.1260" (4 holes) (with 4 slots) T2 5.000mm 0.1969" (1 hole Total plated holes unplated through holes: ============================================================= T1 3.200mm 0.1260" (4 holes) (with 4 slots) T2 5.000mm 0.1969" (1 hole) T3 7.000mm 0.2756" (6 holes) T4 10.000mm 0.3937" (4 holes T5 15.200mm 0.5984" (1 hole Total plated holes count 0 Minor layout tweaks Schematics/Fireball_VCO.pdf | Bin 0 -> 31010 bytes Panels/label_test.stl | Bin 0 -> 31010 bytes Panels/label_test.stl | Bin 0 -> 10724 bytes .../MAGIC MISSILE VCF.png | Bin 0 -> 461484 bytes Panels/title_test_36.stl | Bin 70804 -> 71304 bytes viewBox="0 0 8.5 11" d="m.

New Pull Request