3
1
Back

SOIC, 24 Pin (https://www.jedec.org/standards-documents/docs/mo-142-d variation CD), generated with kicad-footprint-generator Hirose DF11 through hole, DF11-22DP-2DSA, 11 Pins (http://www.farnell.com/datasheets/2157639.pdf), generated with kicad-footprint-generator ipc_noLead_generator.py QFN, 64 Pin (http://ww1.microchip.com/downloads/en/DeviceDoc/70593d.pdf.

New Pull Request