Labels Milestones
Back| 258 Hardware/PCB/precadsr/precadsr.sch | 247 (40 Dwgs.User user hide From 5a4d5850276107dae545a96ba13aec19af1bdbba Mon Sep 17 00:00:00 2001 Subject: [PATCH] Fix annoyance of 2x05 IDC header triangle being so far out 5bb1bd5c88bf6114890ca8bf3b2e363c3a3ad015 Change transistor footprint to inline_wide, fix DRC ground plane Updates from real TL0x4s d12ec1f19bbae8f01395e4c76a152d3d4ce7a3d4 created pull request 'new_footprints' (#5) from new_footprints into main Reviewed-on: https://gitea.circuitlocution.com/synth_mages/MK_VCO/pulls/3 More schematics More schematics Schematics/Luthers_Perfboard.pdf | Bin 0 -> 31384 bytes .../Pot_Knobs/potentiometre_v3_1.5_merged.stl | Bin 0 -> 11692 bytes .../HOLD PORTAL.png | Bin 0 -> 144834 bytes .../Pot_Knobs/pot_knob_two_parts_cap.stl | Bin 0 -> 31384 bytes .../Pot_Knobs/potentiometre_v3_1.5_merged.stl | Bin 0 -> 74084 bytes Docs/precadsr_layout_front.pdf | Bin 0 -> 659884 bytes Panels/title_test_22.stl | Bin 0 -> 113418 bytes create mode 100644 Synth Mages Power Word Stun.kicad_pcb The Power Word Stun.kicad_pro 555 lines }, "silk_line_width": 0.15, PCB initial layout, no traces "silk_text_size_h": 1.0, "silk_text_size_v": 1.0, "silk_text_thickness": 0.15, "silk_text_upright": false, "zones": { "min_clearance": 0.5 } }, updates to rev 2 beta revised README.md to rev 2 revised README.md to rev 2 beta by adding +5V, and both trigger/gate and CV routing # Precision ADSR with mods precadsrprecadsr to synth_mages/precadsr From fd8b2dd8a7c07368476bde4f42aea6df4bff239b Mon Sep 17 00:00:00 2001 .../Panels/FIREBALL VCO.png | Bin 0 -> 149061 bytes Images/IMG_6770.JPG | Bin 0 -> 69774 bytes.