synth_tools

Back

Vce, Small Signal NPN Transistor, TO-92 | | | Taydaa | A-4755 | | | Tayda | A-962 | | | | | | J3, J4, J5 | 3 | 10 uF | Polarized capacitor | | | | | | J1 | 1 uF | Polarized capacitor | | | | | | R3, R7 | 3 | 100R | Resistor | | | | R4, R12, R13 | 3 | 2_pin_Molex_connector | 2 Fireball/Fireball.kicad_prl | 75 .../precadsr-panel-PasteBottom.gbp | 15 .../precadsr_Gerbers/precadsr-Edge_Cuts.gbr | 4 .../PCB/precadsr_Gerbers/precadsr-F_Paste.gbr | 15 .../precadsr-panel-PasteTop.gtp | 15 .../precadsr_panel_al-F_Mask.gbr | 47 .../precadsr-panel.gbrjob | 126 .../precadsr-panel/precadsr-panel-cache.lib | 106 .../precadsr-panel-rescue.kicad_sym | 228 .../precadsr-panel/precadsr-panel.kicad_pro | 481 .../PCB/precadsr_Gerbers/precadsr-F_Paste.gbr | 15 .../PCB/precadsr_Gerbers/precadsr-F_SilkS.gbr | 128 .../precadsr_panel_al.kicad_pcb | 2707 .../Bigger_Push_Switch_Hole.kicad_mod | 17 .../Bigger_Push_Switch_Hole_NPTH.kicad_mod | 18 Panels/luther_triangle_vco_quentin_v3.scad | 14 ...ther_triangle_vco_quentin_v3_blank.stl.stl | Bin 0 -> 106584 bytes 3D Printing/Panels/SPIDER CLIMB.png | Bin 0 -> 43300 bytes Panels/FireballSpell_Large_bw.xcf | Bin 0 -> 11916 bytes .../MIRROR IMAGE.png | Bin 77965 -> 0 bytes main MK_SEQ/Schematics/schematic_bugs_v1.md 48 lines Assembly Notes: Do not connect the Normal pin for Pause (J19/J18); the schematic is incorrect Ins: Clock In - ~27K to U3-8? No, transistors maybe activate? Outs: Clock Out - 1K to TP5 Gate Out - 1K to U3-7 Feed of " /arrasta" bacdac34d747275148c56e8293dc209c2e326fe4 2cddc4d62d38c9e1b69839f92a19e7915eecbceb formatting caixa bits c9e81f0cc6 Image of caxia score Samurai Latest commits for file Images/PXL_20210831_000949090.jpg 2cb8e5eaf6 Go to file c852e5d6ad Add note resulting from real TL0x4s 82024e96c9 updated C14 footprint, traces, groundplane Find and replace last few thin traces, fix teardrops and gnd fill db7d02719b68f4d2f81a25d8b6527257f18cc3a1 Embiggen traces, add teardrops Embiggen traces, add teardrops Embiggen traces, add teardrops Embiggen traces, add teardrops updated C5 footprint & tracing; schematic annotation 6523065365 updates the potentiometer pads and thermal vias; see section 7.1 of http://www.st.com/resource/en/datasheet/stm32f051t8.pdf UFBGA-100, 12x12 raster, 10x10mm package, pitch 0.4mm; see section 7.5 of http://www.st.com/resource/en/datasheet/stm32l152ze.pdf WLCSP-143, 11x13 raster, 4.539x5.849mm package, pitch 0.6mm; http://ww1.microchip.com/downloads/en/DeviceDoc/39969b.pdf Zynq-7000 BGA, 20x20 grid, 17x17mm package, 0.8mm pitch; https://www.xilinx.com/support/documentation/user_guides/ug475_7Series_Pkg_Pinout.pdf#page=268, NSMD pad definition Appendix A BGA 1156 1 FF1157 FFG1157 FFV1157 FF1158 FFG1158 FFV1158 Virtex-7 BGA, 42x42 grid, 45x45mm package, 1mm pitch; https://www.xilinx.com/support/documentation/user_guides/ug475_7Series_Pkg_Pinout.pdf#page=307, NSMD pad definition Appendix A Zynq-7000 BGA, 34x34 grid, 35x35mm package, 1mm pitch; https://www.xilinx.com/support/documentation/user_guides/ug475_7Series_Pkg_Pinout.pdf#page=299, NSMD pad definition (http://www.ti.com/lit/ds/symlink/ts5a3159a.pdf Texas Instruments DSBGA BGA YZP R-XBGA-N6 Texas Instruments, BGA Microstar Junior, 2x2.5mm, 12 bump 4x3 grid, NSMD pad definition Appendix A Virtex-7 BGA, 42x42 grid, 45x45mm package.

New Pull Request

Labels Milestones