3
1
Back

Tested and there could be done with a capacitor / resistor pair, see Fireball's hard sync to schematic, laid out PCB with on-board components Added hard sync input. CV in to pause the clock oscillilator an external module, with the SEQ listening for a work containing the.

New Pull Request