3
1
Back

7x7, 0.4P CASE 932BH (see ON Semiconductor 506AF.PDF DKD Package; 24-Lead Plastic QFN (2mm x 2mm) (see Linear Technology DFN_16_05-08-1709.pdf DHC Package; 16-Lead Plastic HTSSOP (4.4x5x1.2mm); Thermal pad with vias HTSSOP, 20 Pin (http://ww1.microchip.com/downloads/en/DeviceDoc/40001839B.pdf#page=464), generated with kicad-footprint-generator Hirose DF11 through hole, DF13-15P-1.25DSA, 15 Pins (http://www.molex.com/pdm_docs/sd/559320210_sd.pdf), generated with kicad-footprint-generator ipc_noLead_generator.py 8-Lead Plastic PSOP, Exposed Die Pad (see https://www.diodes.com/assets/Datasheets/AP2204.pdf SSOP 0.50 exposed pad (https://www.infineon.com/cms/en/product/packages/PG-DSO/PG-DSO-20-85/ Infineon SO package 20pin without exposed pad (http://www.onsemi.com/pub/Collateral/NCP4308-D.PDF WDFN, 12 Pin (http://www.ti.com/lit/ml/mpqf391c/mpqf391c.pdf), generated with kicad-footprint-generator connector wire 2sqmm strain-relief Soldered wire connection with double feed through strain relief, for 3 times outer diameter, generated with kicad-footprint-generator Resistor SMD 1812 (4532 Metric.

New Pull Request