synth_tools

Back

Checks) 2015-02-26 14:56:18 -08:00 From 48c8a4e4f4fcbe006366a8816f63cc69d2b79d5a Mon Sep 17 00:00:00 2001 Subject: [PATCH] Add some perfboard sections, power headers, teardrops 3D Printing/Panels/AD&D 1e spell names in Filmoscope Quentin/MAGIC MOUTH.png differ Binary files a/3D Printing/AD&D 1e spell names in Filmoscope Quentin/Panels/FIREBALL VCO.png' 68726f9fe0 Delete '3D Printing/AD&D 1e spell names in Filmoscope Quentin/Panels/FIREBALL VCO.png' d8deca9307af08e321f2f6168a97d7f0d7734956 Delete '3D Printing/AD&D 1e spell names in Filmoscope Quentin/Panels/MIRROR IMAGE.png' Panel Style Guide From 4c5e03f875a81278be4b8089dd10dd98b0c86e5d Mon Sep 17 00:00:00 2001 Subject: [PATCH] Added hard sync to schematic, laid out PCB with exploratory 8hp layout Add VCA shaek layout Adding SynthMages footprint library Notes from MK's PCB livestream # Format documentation: http://kicad-pcb.org/help/file-formats/ # KiCad backups folders *-backups # Compressed files *.zip # Mac stuff *.DS_Store # Emacs temps *~ \#* # LTSpice Simulations/*.log Simulations/*.raw Simulations/*.txt Copper Layer Stackup: T5 15.200mm 0.5984" (1 hole) T3 7.000mm 0.2756" (6 holes) T4 10.000mm 0.3937" (4 holes) T5 15.200mm 0.5984" (1 hole Total plated holes Total unplated holes count 16 Not plated through holes are merged with plated holes count 16 Not plated through holes are merged with plated holes unplated through holes: ============================================================= T1 3.200mm 0.1260" (4 holes) T5 15.200mm 0.5984" (1 hole Total plated holes count 16 ============================================================= Total unplated holes count 16 Not plated through holes: unplated through holes: ============================================================= T1 3.200mm 0.1260" (4 holes) (with 4 slots T2 5.000mm 0.1969" (1 hole Total plated holes count 0 Minor layout tweaks Minor layout tweaks merged pull request 'pcb_finalization' (#1) from bugfix/10hp into main afea9d5a2c Final revision; added custom DRC as project file c4e1c30b9b Add jlc constraints DRC; replace order number text Fireball/Fireball_panel.kicad_pcb | 3 | A1M | Potentiometer | | | | R20, R22 | 3 | 10uF | Polarized capacitor | | R1, R10, R11 | 3 | 100R | Resistor | | | | | | J12 | 1 | 10nF | Ceramic capacitor | | J5, J12, J13 | 3 | 10uF | Polarized capacitor | | | | Tayda | A-159 | | 1 | SW_SPDT | SPDT miniature toggle switch | Dailywell | PAS7B3M1CESA6-5 | Tayda | A-1138 | | Tayda | A-1847 | | | C2, C5, C6, C8, C9, C11, C12. - C10, C14 too small for a little wiggle room on the left sub-panel right_rib_x = width_mm - right_rib_thickness; //} module make_surface(filename, h) { } /* dirty absolute URL is.

New Pull Request

Labels Milestones