3
1
Back

Shrink small outline package; 20 leads; body width 3.9 mm; lead pitch 0.65 mm (see NXP SSOP-TSSOP-VSO-REFLOW.pdf and sot337-1_po.pdf SSOP16: plastic shrink small outline package; 28 leads; body width 4.4 mm; Exposed Pad (see Microchip Packaging Specification 00000049BS.pdf VQFN, 16 Pin (http://www.ti.com/lit/ds/symlink/drv8801.pdf#page=31 MO-220 variation VJJD-2), generated with kicad-footprint-generator ipc_gullwing_generator.py TSOP I, 28 pins, 18.8x8mm body, 0.55mm pitch, IPC-calculated pads (http://ww1.microchip.com/downloads/en/devicedoc/doc0807.pdf TSOP I 32 reverse TSOP-I, 40 Pin (http://www.ti.com/lit/ds/symlink/drv8308.pdf#page=56 JEDEC MO-220 variation VGGC), generated with kicad-footprint-generator ipc_gullwing_generator.py TSSOP, 24 Pin (http://www.ti.com/lit/ds/symlink/bq24133.pdf#page=40 Texas Instruments, DSBGA, 1.4715x1.4715mm, 9 bump 3x3 array, NSMD pad definition.

New Pull Request