3
1
Back

}, "silk_line_width": 0.15, PCB initial layout, no traces PCB initial layout, no traces "min_copper_edge_clearance": 0.0, PCB initial layout, no traces Initial kicad, images, gitignore for kicad backups Initial kicad, images, gitignore for kicad backups *-backups More repo cleanup, adopt github .gitignore file # Temporary files *.000 *.bak *.bck *.kicad_pcb-bak *.kicad_sch-bak Initial kicad, images, gitignore.

New Pull Request