synth_tools

Back

RAK4200 LPWAN Module https://downloads.rakwireless.com/LoRa/RAK811/Hardware_Specification/RAK811_LoRa_Module_Datasheet_V1.4.pdf RAK4200 LPWAN Module https://downloads.rakwireless.com/LoRa/RAK811/Hardware_Specification/RAK811_LoRa_Module_Datasheet_V1.4.pdf RAK4200 LPWAN Module https://downloads.rakwireless.com/LoRa/RAK4200/Hardware-Specification/RAK4200_Module_Specifications_V1.4.pdf Class 2 Bluetooth Module with on-board components Add correct footprints to fireball Merge pull request 'new_footprints' (#5) from new_footprints into main Reviewed-on: https://gitea.circuitlocution.com/synth_mages/MK_VCO/pulls/5 From d8eca8dc7ee0c083143ca1478ae7c1277063e5c9 Mon Sep 17 00:00:00 2001 Subject: [PATCH] More experimentation with panel alignment before printing Add notes about wiring SW15 cross-board Add design rules for jlcpcb 4ee6887723 Add some perfboard sections, power headers, teardrops 3D Printing/Panels/AD&D 1e spell names in Filmoscope Quentin/PRISMATIC SPHERE.png Normal file View File 3D Printing/Panels/AD&D 1e spell names in Filmoscope Quentin/Panels/PRISMATIC SPHERE.png' Schematic updates tstamp fba516e7-1049-45b0-8dba-0ae3b2bc2d6f) ) Schematic updates tstamp fba516e7-1049-45b0-8dba-0ae3b2bc2d6f) ) Schematic updates create mode 100644 Hardware/PCB/precadsr/ao_tht.pretty/Push_button_A-5050.kicad_mod delete mode 100644 Hardware/PCB/precadsr/ao_tht.pretty/Power_Header.kicad_mod create mode 100644 Hardware/Panel/precadsr-panel-Gerbers/precadsr-panel-SilkTop.gto create mode 100644 Hardware/PCB/precadsr/ao_tht.pretty/Perf_Board_Hole.kicad_mod delete mode 100644 Images/PXL_20210831_002553634.jpg Latest commits for file Datasheets/BC546A-MCC.pdf Fireball/fp-info-cache Normal file View File Hardware/PCB/precadsr_Gerbers/precadsr-F_Mask.gbr Normal file View File Panels/futura medium condensed bt.ttf differ Binary files /dev/null and b/Panels/title_test_36.stl differ Binary files /dev/null and b/Images/PXL_20210831_001017829.jpg differ Binary files /dev/null and b/Panels/futura light bt.ttf | Bin 12724 -> 0 bytes Images/precadsr-panel.png | Bin 0 -> 56316 bytes Binary files a/3D Printing/Panels/image.png and /dev/null differ QuentinEF.ttf Normal file View File Panels/luther_triangle_vco_quentin_v3_blank.stl.stl Normal file Unescape Hardware/PCB/precadsr/ao_tht.pretty/Potentiometer_Alpha_RD902F-40-00D_Dual_Vertical_CircularHoles_centered.kicad_mod Normal file Unescape BeginCmp TimeStamp = /551D9466; Reference = P2; ValeurCmp = CONN_1; IdModule = Socket_Arduino_Nano:1pin_Nano; EndCmp BeginCmp TimeStamp = /551D9380; Reference = P1; ValeurCmp = CONN_1; IdModule = Socket_Arduino_Nano:Socket_Strip_Arduino_1x15; EndCmp BeginCmp TimeStamp = /551D9380; Reference = P4; ValeurCmp = CONN_1; IdModule = Socket_Arduino_Nano:1pin_Nano; EndCmp BeginCmp TimeStamp = /551D9466; Reference = P2; ValeurCmp = CONN_1; IdModule = Socket_Arduino_Nano:1pin_Nano; EndCmp BeginCmp TimeStamp = /551D9496; Reference = P4; ValeurCmp = CONN_1; IdModule = Socket_Arduino_Nano:1pin_Nano; EndCmp BeginCmp TimeStamp = /551D9496; Reference = P4; ValeurCmp = CONN_1; IdModule = Socket_Arduino_Nano:1pin_Nano; EndCmp Hardware/PCB/precadsr/precadsr.kicad_pcb Normal file View File Hardware/PCB/precadsr/precadsr.net Normal file Unescape Hardware/Panel/precadsr_panel_al_Gerbers/precadsr_panel_al-F_SilkS.gbr Normal file Unescape Hardware/PCB/precadsr/ao_tht.pretty/PinHeader_1x02_P2.54mm_Vertical.kicad_mod Normal file View File 3D Printing/Tools/jack-wrench.stl Executable file View File Schematics/panel_mount_component_sizes.txt Normal file Unescape Hardware/Panel/precadsr_panel_al_Gerbers/precadsr_panel_al-F_SilkS.gbr Normal file Unescape 3D Printing/Cases/Eurorack 2-Row/rail_profile.scad Executable file View File 3D.

New Pull Request

Labels Milestones