3
1
Back

/VCA/commit/d952ec97f3d5e1172c33dcefe438ee5d18f8d87d">d952ec97f3d5e1172c33dcefe438ee5d18f8d87d Use THT electrolytics, finish SMT layout, try on quentin font Schematics/Enlarge/Enlarge.kicad_prl | 77 Synth Mages Power Word Stun Panel.kicad_pcb 4765 lines ) (polygon (pts updates to rev 2 d89db83df1 revised README.md to rev 2 beta README.md | 1 | Conn_01x04 | Pin socket, 2.54 mm, 1x10 | | | | Tayda | A-1605 | | | | | Tayda | A-1955 | | | | Tayda | A-3588 | | | D6, D7 | 2 | 47k | Resistor | | | | | C6, C7, C8, C9 Schottky Barrier Rectifier Diode, DO-41 | | | J3 | 1 | Conn_01x04 | Pin header, 2.54 mm, 1x4 | | C6, C7, C8, C9 | 1 | 3_pin_Molex_connector | 3 From 2118197c1e2cab02a4a0c4b6381e9d7946ff4f12 Mon Sep 17 00:00:00 2001 Subject: [PATCH] README correction and edits README.md file adds README.md file 33729ec97f6dd2ed68c4ca06088ce0b21651948d Align panel to integer pseudo-origin, remove testing text, decrease title label font so we don't need to mess with them. // this is the decade counter expects CLOCK to pass 1/2 of V+ (i.e. 6v) but many external clock sources cycle between 0v and 5v max // gate out (j4/j10 // clock in (j2/j11) // casc out (j14/j15) // reset/casc in (j1/j13) // gate out (j4/j10 // clock in (j2/j11 // casc out (j14/j15 // reset/casc in (j1/j13 // gate out (j4/j10 // clock in (j2/j11) // casc out (j14/j15 // reset/casc in (j1/j13 // gate out (j4/j10) // clock out (j5/j12 // glide in (j16/j17) // cv out (j7/j6) // pause cv in.

New Pull Request