3
1
Back

Simulations/*.log Simulations/*.raw Simulations/*.txt Copper Layer Stackup: T5 15.200mm 0.5984" (1 hole Total plated holes count 0 Hardware/Panel/precadsr-panel-Gerbers/precadsr-panel-CmtUser.gbr Normal file Unescape # precadsr.sch BOM Sat 28 Aug 2021 07:48:29 PM EDT Hardware/PCB/precadsr/Kosmo_panel.pretty/fastestenv_Jack_Hole.kicad_mod Normal file Unescape Hardware/PCB/precadsr/Kosmo_panel.pretty/fastestenv_Trimmer_Pot_Hole.kicad_mod Normal file Unescape Hardware/PCB/precadsr/ao_tht.pretty/DIP-14_W7.62mm_Socket_LongPads.kicad_mod Normal file Unescape PSU/Synth Mages Power Word.

New Pull Request