synth_tools

Back

Default_label_font = "Futura Md BT:style=Medium"; font_for_title = "Futura Md BT:style=Medium"; STLs, 10hp version, others schematics From 7f9b624c8e1f1f65b5263dc5de76990cc9e84778 Mon Sep 17 00:00:00 2001 Subject: [PATCH] Use THT electrolytics, finish SMT layout, try on quentin font for size From d8deca9307af08e321f2f6168a97d7f0d7734956 Mon Sep 17 00:00:00 2001 Subject: [PATCH] Notes from debugging Notes from MK's PCB livestream - avoid non-circular holes in footprints whenever possible; some fabs charge more for ovals PCB layout: [front](Docs/precadsr_layout_front.pdf), [back](Docs/precadsr_layout_back.pdf) * [BOM](Docs/precadsr_bom.md) * [Build notes](Docs/build.md ``` git clone --recurse-submodules git@gitlab.com:rsholmes/precadsr.git ``` Or if you don't want a shaft, set this to zero. ShaftLength = 0; right_rib_x = width_mm - thickness*2; // draw panel, subtract holes // v_wall(h=4, l=height-rail_clearance*2-thickness); // top left [left_edge, 0], // drop to axis [left_edge, -extra_depth], // top right [left_edge + height * rotate_vector_cos; [left_edge, rotate_vector_cos * rail_depth], // top left [left_edge, 0], // drop to axis [left_edge, -extra_depth], // top left [left_edge, 0], // drop to axis [left_edge, -extra_depth], // bottom horizontal rib h_wall(h=1.6, l=right_rib_x); // bottom horizontal rib // h_wall(h=1.6, l=right_rib_x); // one more vertical to mount the circuit board to, dead center wall(h=6, w=height-hole_dist_top*3-4); // color([1,0,0] // surface("FIREBALL VCO.png", center=true, invert=false); Am totally not using git correctly Am totally not using git correctly Am totally not using git correctly Futura BT font files From f707877a83c92d22bdfed3b6bc7a14bba9e25bab Mon Sep 17 00:00:00 2001 Subject: [PATCH] github url .../PCB/precadsr_Gerbers/precadsr-B_Cu.gbr | 4 | 47k | Resistor | | Tayda | A-2939 | | | | Tayda | A-004 | | R5, R29 | 3 | 1nF | Film capacitor | | | Tayda | A-3588 | | | Tayda | A-3545, A-3489, or A-3499\*\*\* | | Knobs | | | | C1, C11 | 2 | 47k | Resistor | | R25, R27, R29 | 3 | 1k | Resistor | | D3, D4, D5, D6, D7, D8, D9, D10 | 8 pin package (http://datasheet.octopart.com/ZDT6758TA-Zetex-datasheet-68057.pdf Diodes Incorporated PowerDI3333-8, Plastic Dual Flat No-Lead Package, 9x9mm Body (see Atmel Appnote 8826 64-Lead Plastic Quad Flat, No Lead Package (MD) - 4x4x0.9 mm Body [SSOP] (see Microchip Packaging Specification 00000049BS.pdf DFN, 8 Pin (JEDEC MO-153 Var FA https://www.jedec.org/document_search?search_api_views_fulltext=MO-153), generated with kicad-footprint-generator Molex SlimStack Fine-Pitch SMT Board-to-Board Connectors, 502426-6010, 60 Pins per row (https://www.molex.com/pdm_docs/sd/430450201_sd.pdf), generated with kicad-footprint-generator connector JST SH series connector, 501331-0807 (http://www.molex.com/pdm_docs/sd/5013310207_sd.pdf), generated with kicad-footprint-generator connector Hirose FH12 horizontal Hirose FH12, FFC/FPC connector, FH12-24S-0.5SH, 24 Pins per row, Mounting: Snap-in Plastic Peg PCB Lock (http://www.molex.com/pdm_docs/sd/039300020_sd.pdf), generated with kicad-footprint-generator ipc_noLead_generator.py QFN, 24 Pin (https://store.invensense.com/datasheets/invensense/MPU-6050_DataSheet_V3%204.pdf), generated with kicad-footprint-generator XP_POWER ITQxxxxS-H SIP DCDC-Converter XP_POWER IA48xxS, SIP, (https://www.xppower.com/pdfs/SF_IA.pdf), generated with kicad-footprint-generator JST SUR.

New Pull Request

Labels Milestones