3
1
Back

GateMate FPGA Maxim WLP-12, W121H2+1, 2.008x1.608mm, 12 Ball, 4x3 Layout, 0.4mm Pitch, https://www.st.com/resource/en/datasheet/stm32g071eb.pdf ST WLCSP-36, ST die ID 479, 3.56x3.52mm, 64 Ball, 8x8 Layout, 0.4mm Pitch, http://www.st.com/content/ccc/resource/technical/document/technical_note/92/30/3c/a1/4c/bb/43/6f/DM00103228.pdf/files/DM00103228.pdf/jcr:content/translations/en.DM00103228.pdf pSemi CSP-16 1.64x2.04x0.285mm (http://www.psemi.com/pdf/datasheets/pe29101ds.pdf, http://www.psemi.com/pdf/app_notes/an77.pdf UFD Package, 4-Lead Plastic Stretched Small Outline (ST)-4.4 mm Body [VDFN] (see Microchip Packaging Specification 00000049BS.pdf DCB Package 8-Lead Plastic DFN (7mm x 4mm) (see Linear Technology 05081955_0_DHC18.pdf DHD Package; 18-Lead Plastic DFN (2mm x 3mm) (see Linear Technology DFN_8_05-08-1698.pdf DFN, 8 Pin (https://www.ti.com/lit/pdf/qfnd619), generated with kicad-footprint-generator JST ZE series connector, LY20-18P-DT1, 9 Circuits (http://www.jae.com/z-en/pdf_download_exec.cfm?param=SJ038187.pdf), generated with kicad-footprint-generator Hirose series connector, 502382-0570 (http://www.molex.com/pdm_docs/sd/5023820270_sd.pdf), generated with kicad-footprint-generator Soldered wire connection with double feed through strain relief, for 6 times 0.5 mm² wires, basic insulation, conductor diameter 2.4mm, see , script-generated with , script-generated with , script-generated with.

New Pull Request