3
1
Back

Sheet wants to merge 3 commits from pcb_finalization into main Reviewed-on: https://gitea.circuitlocution.com/synth_mages/MK_VCO/pulls/2 Merge pull request 'Fix rail clearance issues, make all power traces large "rules": { PCB initial layout, no traces "copper_text_size_h": 1.5, "copper_text_size_v": 1.5, "copper_text_thickness": 0.3, PCB initial layout, no traces Fireball/Fireball.kicad_prl | 4 README.md | 3 | 10k | Resistor | | | J9 | 1 | Conn_01x10 | Pin header 2.54 mm spacing | | R3, R21 | 2 | 1N5817 | Schottky Barrier Rectifier Diode, DO-41 D3, D4, D5, D8, D9, D10 | 8 | 1N4148 | 100V 0.15A standard switching diode, DO-35 | | | | | J7 | 1 | SW_Push | Push button switch OFF-(ON) | Dailywell | PAS7B3M1CESA6-5 | Tayda | A-1672 | | C6, C7, C8, C9 | 1 | 1 | ICM7555xP | CMOS General Purpose Timer, 555 compatible, PDIP-8"/> -4.54285 7.24096 vertex -4.67928 5.62839 7.09583 vertex.

  • 7.786938e-001 4.323234e-001 facet normal -0.366316 0.925175.
  • -1.061801e+02 9.695134e+01 8.864075e+00 facet normal 0.076128.
  • Normal -0.0555716 -0.706052 0.705976.
  • MCV_1,5/4-G-5.08; number of pins: 04; pin.
  • New Pull Request