3
1
Back

Clone: Repo uses submodules aoKicad and Kosmo\_panel directories. Panels/FireballSpell.dxf Executable file View File 3D Printing/Cases/Eurorack Modular Case/EuroRack_Case_20.stl Executable file View File Panels/Font files/futura light bt.ttf Normal file Unescape Hardware/PCB/precadsr/ao_tht.pretty/CP_Radial_D5.0mm_P2.00mm.kicad_mod Normal file Unescape Fireball/Fireball.kicad_pro Normal file Unescape Hardware/PCB/precadsr/ao_tht.pretty/Power_Header.kicad_mod Normal file Unescape \+12V, -12V and ground needed, probably up to 1amp - maybe not as big as the default. // Minimum size of Unseen Servant 11-25-2022.kicad_prl", 3D Printing/AD&D 1e spell names in Filmoscope Quentin/Panels/MAGIC MOUTH.png' Delete '3D Printing/AD&D 1e spell names in Filmoscope Quentin/Panels/UNSEEN SERVANT.png' 054c37512afd84e9f4dd43316902a76ae73fd917 Upload files to '3D Printing/Panels/AD&D 1e spell names in Filmoscope Quentin/Panels/BLADE BARRIER.png Normal file Unescape Schematics/Enlarge/Enlarge.kicad_sch Normal file Unescape ``` git clone --recurse-submodules git@github.com:holmesrichards/precadsr.git ``` 4d5fa6d903 Delete 'Panels/futura medium condensed bt.ttf | Bin 0 -> 2441420 bytes Synth_Manuals/LABOR_MANUAL.pdf | Bin 11916 -> 0 bytes Images/precadsr-panel.png | Bin 0 -> 18829299 bytes resistor_keyboard.diy | 497 create mode 100644 Hardware/PCB/precadsr/ao_tht.pretty/LED_D5.0mm.kicad_mod create mode 100644 Hardware/PCB/precadsr/ao_tht.pretty/Potentiometer_Alpha_16mm_Long_Pin_Single_Vertical.kicad_mod delete mode 100644 Hardware/PCB/precadsr/ao_tht.pretty/Potentiometer_Alpha_RD902F-40-00D_Dual_Vertical_CircularHoles_centered.kicad_mod delete mode 100644 Hardware/PCB/precadsr/ao_tht.pretty/Potentiometer_Bourns_3296W_Vertical.kicad_mod delete mode 100644 Hardware/PCB/precadsr/ao_tht.pretty/Potentiometer_Alpha_16mm_Single_Vertical.kicad_mod create mode 100644 Hardware/PCB/precadsr/Kosmo_panel.pretty/fastestenv_Panel_Dual_Slotted_Mounting_Hole.kicad_mod delete mode 100644 Schematics/Unseen Servant/fp-info-cache | 399 2 5mm LEDs Docs/precadsr.pdf Normal file Unescape Drill report for precadsr-panel.kicad_pcb Created on Tue Mar 5 20:19:51 2024 Copper Layer Stackup: ============================================================= L1 : F.Cu front L2 : B.Cu back Drill file 'precadsr-panel.drl' contains T1 3.200mm 0.1260" (4 holes) (with 4 slots T2 5.000mm 0.1969" (1 hole T3 7.000mm 0.2756" (6 holes T4 10.000mm 0.3937" (4 holes) (with 4 slots) T2 5.000mm 0.1969" (1 hole) Total plated holes count 16 Not plated through holes are merged with plated holes unplated through holes: ============================================================= 2bd01a1ff2d30ca3cff647bbf3b80645437cc07c start 4675f71e05fc19d3608ee6e5061bbe79ae432fb7 c4e1c30b9b Add jlc constraints DRC; replace order number text Fireball/Fireball_panel.kicad_pcb | 3 Dot1161 Dot1169 Dot1162.

New Pull Request