3
1
Back

Bytes Images/precadsr-panel-art.png | Bin QuentinEF.ttf => Panels/QuentinEF.ttf | Bin 38764 -> 0 bytes Latest commits for file arrasta_playbook_v0.9.txt Consider incorporating additional LED indicators for active use of gate and CV routing Latest commits for file Schematics/Dual_VCA.diy Bring in diylc and openscad design Panels/dual_vca.scad | 393 create mode 100644 Hardware/Panel/precadsr_panel_al/precadsr_panel_al.pretty/precadsr-panel-art.kicad_mod delete mode 100644 Schematics/SynthMages.pretty/3.5mm_jack_hole_nonpcb.kicad_mod create mode 100644 Fireball/Fireball.kicad_prl create mode 100644 Hardware/Panel/precadsr_panel_al/precadsr_panel_al.pretty/precadsr-panel-art.kicad_mod delete mode 100644 Schematics/SynthMages.pretty/C_Rect_L22.0mm_W6.1mm_P20mm_MKT_BIG_RED_CAP.kicad_mod create mode 100644 Hardware/PCB/precadsr/ao_tht.pretty/TerminalBlock_dinkle_pluggable_2_P5.00mm.kicad_mod.

New Pull Request