3
1
Back

- clk in - CLOCK in // GATE out - CLK out - Gate out (could normal to TP10, optional) - Casc Out normal to Reset In - ~27K to U3-8? No, transistors maybe activate? Clock Out - 1K to TP5 Latest commits for file Panels/title_test_22.stl

Examples