3
1
Back

Mask" "Name": "Bottom Solder Mask" "Notes": "Type: dielectric layer 1 (from F.Cu to B.Cu)" "Name": "Bottom Solder Mask" "Name": "Bottom Silk Screen" Hardware/Panel/precadsr-panel/precadsr-panel-cache.lib Normal file Unescape Hardware/Panel/precadsr-panel/sym-lib-table Normal file Unescape Synth Mages Power Word Stun Panel.kicad_prl 78 lines { "board": { More tweaks after pro review "extra_units": "error", "global_label_dangling": "warning", "hier_label_mismatch": "error", "label_dangling": "error", "lib_symbol_issues": "warning", More tweaks after pro review }, "pcbnew": { "last_paths": { "gencad": "", "idf": "", "netlist": "", "specctra_dsn": "", "step": "", "vrml": "" }, "schematic": { "annotate_start_num": 0, "drawing": { More tweaks after pro review 19116ba39d Apply jlcpcb's design rules, small fixes for those 7022ad9ddb couple more minor clearance tweaks Add ground fills, fix some clearance issues, make all power traces large Added input resistor for sync; placed everything on PCB Added hard sync to schematic, laid out PCB with exploratory 8hp layout PSU/Synth Mages Power Word Stun.kicad_pcb alternate "" input line From 5505000471ab249f70d985a8f814bce077fb47b2 Mon Sep 17 00:00:00 2001 Subject: [PATCH] Finished PCB, passes all passable DRCs.

New Pull Request