3
1
Back

L1/L2" "Notes": "Layer F.Cu" "Notes": "Layers L1/L2" "Notes": "Layer F.Paste" "Notes": "Layer B.Cu" "Notes": "Layer F.Paste" "Notes": "Layer B.Cu" "Notes": "Layer F.SilkS" "Notes": "Layer B.Mask" "Notes": "Layer F.Mask" "Notes": "Layer F.SilkS" "Notes": "Layer B.Paste" "Notes": "Layer F.Paste" "Notes": "Layer B.Paste" "Notes": "Layer B.SilkS" ; DRILL file {KiCad 7.0.11-7.0.11~ubuntu22.04.1} date Tue Mar 5 20:19:51 2024 L1 : F.Cu front L2 : B.Cu back Drill file 'precadsr-panel.drl' contains plated through holes are merged with plated holes unplated through holes: merged pull request 'new_footprints' (#5) from new_footprints into main Merge pull request 'Fix rail clearance issues, make all power main synth_tools/Schematics/SynthMages.pretty/Switch.lib 1741 lines main synth_tools/Schematics/SynthMages.pretty/3.5mm_jack_hole_nonpcb.kicad_mod 24 lines Binary files /dev/null and b/Panels/Font files/futura medium bt.ttf.

New Pull Request