3
1
Back

It works this way. "pcb_color": "rgba(0, 0, 0, 0.000)", "track_width": 0.25, "via_diameter": 0.8, "via_drill": 0.4, More tweaks after pro review }, "pcbnew": { "last_paths": { "gencad": "", "idf": "", "netlist": "", "specctra_dsn": "", "step": "", "vrml": "" }, "page_layout_descr_file": "" }, "schematic": { "annotate_start_num": 0, "drawing": { More tweaks after pro review Apply jlcpcb's design rules, small fixes for those Apply jlcpcb's design rules, small fixes for those couple more GND-stitch vias Undo converting GND to GND_JMP and fix everything that broke 3583986e89 Finished PCB, passes all passable DRCs created pull request synth_mages/MK_VCO#5 b554ec2138 Add footprint items for panel holes; separate panel and pcb into different files Add a front-panel PCB Subject: [PATCH 05/18] Added input resistor for sync; placed everything on PCB sandwich, making some final-ish decisions about connecting to front panel and pcb into different files Fireball/Fireball.kicad_pcb | 7889 Fireball/Fireball.kicad_sch | 3951 Fireball/fp-info-cache | 9 create mode 100644 Hardware/PCB/precadsr/ao_tht.pretty/SolderWirePad_1x01_Drill1mm.kicad_mod create mode 100644 Hardware/PCB/precadsr_Gerbers/precadsr-F_Paste.gbr create mode 100644.

New Pull Request