3
1
Back

Expects CLOCK to pass 1/2 of V+ (i.e. 6v) but many external clock sources cycle between 0v and 5v max // gate out (j4/j10 // clock in (j2/j11) // casc out (j14/j15) // reset/casc in (j1/j13) // gate out (j4/j10 // clock out (j5/j12) // glide in (sleeve and normal both GND - Gate Out - 1K to U2-14 Case Out - 1K to U2-14 Case Out.

New Pull Request