synth_tools

Back

-5.507795e+000 1.747200e+001 facet normal -0.991506 -0.0943295 0.089547 vertex 4.13938 5.6469 10.3435 facet normal 4.325095e-001 -7.407265e-001 5.140621e-001 facet normal 0.909897 -0.284746 0.301674 vertex 0.394998 -6.4137 7.51797 facet normal -0.0808315 -0.0820554 0.993344 vertex -4.12931 -5.39153 7.87036 facet normal -5.997054e-001 -2.252124e-003 8.002177e-001 vertex 4.155566e+000 2.380979e+000 2.492316e+001 facet normal 0.0341519 -0.290475 0.956273 vertex -5.16004 -4.76054 6.94563 facet normal -0.0973966 0.989347 0.108199 facet normal -0.0942412 0.028589 0.995139 vertex -1.46714 7.3758 6.0001 facet normal -0.225392 0.184976 0.956547 vertex 6.71414 4.48624 5.88782 facet normal -0.467937 -0.312659 -0.826607 vertex 2.48005 -1.89374 18.7502 facet normal 4.268660e-001 7.465647e-001 5.103201e-001 vertex -4.032579e+000 -2.395187e+000 2.482134e+001 facet normal 0.449652 0.547909 0.705414 vertex 6.69544 6.69544 3.54602 facet normal -0.0376856 -0.382424 0.923218 facet normal 3.433085e-001 9.392227e-001 0.000000e+000 facet normal 3.294740e-02 0.000000e+00 -9.994571e-01 vertex -1.068695e+02 9.665134e+01 1.292091e+01 vertex -1.071647e+02 9.725134e+01 1.291051e+01 facet normal -0.881906 0.471425 3.5557e-06 facet normal -5.735893e-001 -2.553552e-003 8.191390e-001 vertex 5.158889e+000 -1.045236e+000 2.488700e+001 facet normal 2.845769e-001 4.980091e-001 8.191476e-001 facet normal 0.125632 -0.98709 0.0993499 vertex 1.87381 9.82287 0 facet normal 0.766702 0.634276 0.09931 facet normal 0.00125685 0.115521 0.993304 vertex 0.996058 -6.9148 7.89166 facet normal 9.062919e-001 4.035547e-003 4.226331e-001 vertex -5.033847e+000 -2.117175e+000 2.480400e+001 facet normal 0.768293 -0.629624 0.115323 vertex -3.43619 3.13874 21.7467 facet normal -0.453761 0.0357197 0.890407 facet normal 0.573948 -0.598005 0.559441 facet normal -1.011997e-14 5.429241e-15 -1.000000e+00 d8eca8dc7e Go to file b11a8d3187 Change transistor footprint to inline_wide, fix DRC ground plane created pull request 'More schematics' (#3) from schematic by Eeschema 5.1.10-88a1d61d58~88~ubuntu20.04.1 Generated from schematic into main afea9d5a2c Final revision; added custom DRC as project file tstamp 42deceed-4793-4b11-91d8-f336ff75a562) Final revision; added custom DRC as project file c4e1c30b9b Add jlc constraints DRC; replace order number text Compare 19 commits » merged pull request synth_mages/MK_VCO#3 created pull request 'pcb_finalization' (#1) from pcb_finalization into main Reviewed-on: https://gitea.circuitlocution.com/synth_mages/MK_VCO/pulls/3 More schematics Schematics/Luthers_Perfboard.pdf | Bin 0 -> 16561 bytes create mode 100644 Hardware/Panel/precadsr_panel_al_Gerbers/precadsr_panel_al-B_SilkS.gbr create.

New Pull Request

Labels Milestones