3
1
Back

-0.773981 0.633208 0 facet normal -0.575169 0.528289 0.624573 facet normal -0.488315 -0.595017 -0.63836 vertex 1.17054 5.88471 6.59 facet normal -0.0156291 -0.0930619 0.995538 vertex 3.4084 7.24322 19.9492 facet normal 7.070898e-001 4.467161e-003 7.071097e-001 vertex -5.103497e+000 -2.117485e+000 2.488700e+001 facet normal 9.913098e-001 1.315476e-001 -0.000000e+000 vertex 3.318426e+000 4.564005e+000 9.983999e+000 vertex 4.836296e+000 2.935841e+000 2.496000e+001 vertex -4.091196e+000 3.859275e+000 1.747200e+001 facet normal -0.989353 0.0972815 0.108241 facet normal -0.552477 0.109968 -0.826242 vertex 2.68773 -1.08464 18.9318 facet normal -0.630656 -0.76848 0.108218 facet normal -9.599935e-01 -2.800221e-01 8.544736e-05 facet normal 0.222395 -0.884723 0.409641 facet normal -0.644985 0.00906568 0.764141 facet normal 1.308763e-001 -2.233351e-001 9.659156e-001 vertex -4.412881e+000 3.484717e+000 2.495526e+001 facet normal -0.258274 0.111484 0.959618 vertex 0.0991955 -6.9395 6.93683 facet normal 0.382436 0.0376186 0.923216 vertex 0.111422 8.98903 3.82299 facet normal 1.284292e-001 2.247510e-001 9.659156e-001 facet normal -0.629688 -0.768246 0.115285 facet normal -0.0462166 0.587101 0.808194 facet normal -0.109789 0.552532 -0.826229 facet normal 0.309854 -0.74806 0.586853 vertex 3.63499 2.35444 19.9 facet normal -0.630109 -0.773019 0.0735123 vertex 6.56738 -0.762348 7.85113 facet normal -0.989345 0.0974075 0.108204 facet normal -2.880153e-004 -5.040268e-004 -9.999998e-001 ## Documentation: ### Documentation: * [Schematic](Docs/precadsr.pdf) * PCB layout: [front](Docs/precadsr_layout_front.pdf), [back](Docs/precadsr_layout_back.pdf) * [BOM](Docs/precadsr_bom.md) * [Build notes](Docs/build.md ## GitHub repository https://github.com/holmesrichards/precadsr Submodules Latest commits for file Panels/luther_triangle_10hp_pcb_holder.stl VCO details from Moritz Klein (and derivatives Fix rail clearance issues, make all power traces large tracks the ratsnest and compactifies the power subsystem adds front panel to integer pseudo-origin, remove testing text, decrease title label font size to 9mm and align it precisely for repeatability Change transistor footprint to inline_wide, fix DRC ground plane Updates from real TL0x4s 5cacbfea2e Add polygon calculation for.

New Pull Request