Labels Milestones
BackData Merge pull request 'pcb_finalization' (#1) from pcb_finalization into main 3d279dd88c Finish schematic, add PDF' (#2) from schematic by Eeschema 5.1.9-73d0e3b20d~88~ubuntu20.04.1 Generated from schematic by Eeschema 5.1.10-88a1d61d58~90~ubuntu20.04.1 Component Count: 74 Refs C6, C7, C8, C9 Schottky Barrier Rectifier Diode, DO-41 | | | S1 | 1 nF | Unpolarized capacitor | | R3, R7 | 2 | 1nF | Film capacitor | | 1 | Conn_01x10 | Pin header, 2.54 mm, 1x10 Pin header, 2.54 mm, 1x4 Pin header, 2.54 mm, 1x2 (see [build notes](build.md | | | | D1, D2, D3, D4, D5, D6, D7, D8, D9, D10 | 8 "active_layer_preset": "All Layers", "active_layer_preset": "All Layers", "active_layer_preset": "All Layers", "active_layer_preset": "All Layers", "active_layer_preset": "All Layers", "active_layer_preset": "All Layers", "active_layer_preset": "All Copper Layers", re-re-remove the mysterious extra trace re-re-remove the mysterious extra trace Binary files /dev/null and b/3D Printing/Rails/18hp_innie.stl differ Binary files /dev/null and b/3D Printing/AD&D 1e spell names in Filmoscope setup Add ground fills, fix some clearance issues, make all power traces large Add ground fills, fix some clearance issues, make all power traces large Fireball/Fireball.kicad_pro | 6 Fireball/Fireball.kicad_sch | 6 From f51b7b97734e404127fa5d5d263acbfd66f116e4 Mon Sep 17 00:00:00 2001 Subject: [PATCH] Fix for component clearance, panel thickness from printer Binary files /dev/null and b/Panels/Font files/futura medium bt.ttf differ From ef3a1f8c03719dbc0f150781ee9810f0ed7b4301 Mon Sep 17 00:00:00 2001 Subject: [PATCH] light tweaks checkpoint after roughing out middle PCB Move LED resistors next to transistors to save on panel wires.
- Size 10x12.5mm^2 drill 1.4mm.
- Vertex -9.465500e+01 1.055561e+02 4.255000e+01 facet.
- Eclipse Public License applies.