3
1
Back

Traces "other_line_width": 0.15, PCB initial layout, no traces "silk_line_width": 0.15, PCB initial layout, no traces Using the Precision ADSR with retriggering and looping Latest commits for file Panels/FireballSpell_Large.webp Images/PXL_20210831_000922493.jpg Normal file Unescape Hardware/PCB/precadsr/ao_tht.pretty/3PDT-toggle-switch-1M-seriesx.kicad_mod Normal file View File 3D Printing/Cases/Eurorack 2-Row/a65ef594770a52ccd225294619d30be9_preview_featured.jpg Executable file View File VCO_MANUAL_v2.pdf Executable file View File Panels/Font.

New Pull Request