Labels Milestones

Back

SW_DPST_x2 SW 0 0 Y N 1 F N DEF SW_DIP_x01 SW 0 20 Y N.

• Voltage clearance (UCC256301, https://www.ti.com/lit/ds/symlink/ucc256301.pdf.
• [Holes] */ hole_dist_top .
• -1.0528 7.81019 facet normal -0.0123052.
• Images/precadsr-panel-holes.png | Bin 0 -> 580484.

New Pull Request

0 Open 0 Closed

Label

Show archived labels

Use alt + click/enter to exclude labels

All labels No label

Milestone

All milestones No milestones

Project

All projects No project

0 Open 0 Closed

Close

Label

Clear labels

Milestone

No milestone

Projects

Clear projects