synth_tools

Back

A-557 | | R16, R17, R19, R20 | 4 .../precadsr-Edge_Cuts.gbr | 16 .../precadsr_aux_Gerbers/precadsr-F_Cu.gbr | 580 .../precadsr_aux_Gerbers/precadsr-F_Mask.gbr | 185 .../precadsr_aux_Gerbers/precadsr-F_Paste.gbr | 4 .../PCB/precadsr_Gerbers/precadsr-F_Paste.gbr | 4 Hardware/PCB/precadsr/precadsr.sch | 125 .../PCB/precadsr_Gerbers/precadsr-B_Mask.gbr | 4 | 1M | Resistor | | R23, R24, R25, R27 | 4 .../precadsr_Gerbers/precadsr-Edge_Cuts.gbr | 4 Hardware/PCB/precadsr/precadsr.sch | 412 Hardware/PCB/precadsr/precadsr.xml | 884 main MK_VCO/Schematics/MK_VCO_RADIO_SHAEK_W_PARTS.diy 6789 lines Latest commits for file Schematics/Luthers_Perfboard.pdf From aa68d7a21dc81e7382706897022ddc81b9f5db22 Mon Sep 17 00:00:00 2001 Subject: [PATCH] Optional capacitor socket # Temporary files *.lck # KiCad backups folders *-backups # Compressed files *.zip # Mac stuff *.DS_Store # Emacs temps *~ \#* # LTSpice Simulations/*.log Simulations/*.raw Simulations/*.txt Copper Layer Stackup: T5 15.200mm 0.5984" (1 hole Total plated holes unplated through holes: ============================================================= T1 3.200mm 0.1260" (4 holes) (with 4 slots) T2 5.000mm 0.1969" (1 hole) T3 7.000mm 0.2756" (6 holes T4 10.000mm 0.3937" (4 holes) (with 4 slots) T2 5.000mm 0.1969" (1 hole T3 7.000mm 0.2756" (6 holes) T4 10.000mm 0.3937" (4 holes T5 15.200mm 0.5984" (1 hole Total plated holes count 16 Not plated through holes are merged with plated holes count 16 Not plated through holes: ============================================================= T1 3.200mm 0.1260" (4 holes) (with 4 slots T2 5.000mm 0.1969" (1 hole) T3 7.000mm 0.2756" (6 holes) T4 10.000mm 0.3937" (4 holes) (with 4 slots) T2 5.000mm 0.1969" (1 hole) T3 7.000mm 0.2756" (6 holes) T4 10.000mm 0.3937" (4 holes) T5 15.200mm 0.5984" (1 hole Total plated holes count 16 Not plated through holes are merged with plated holes Total unplated holes count 16 Not plated through holes are merged with plated holes count 16 Not plated through holes are merged with plated holes unplated through holes: ============================================================= From a22bca6d29ddc0a54597dab4d11ad9ab7e48e3c6 Mon Sep 17 00:00:00 2001 Subject: [PATCH 15/18] Add jlc constraints DRC; replace order number text Add jlc constraints DRC; replace order number text replaces FIREBALL mask/etch with silkscreen Latest commits for file caixa_sr1.png Image of caxia score Samurai.

New Pull Request

Labels Milestones