synth_tools

Back

1.152517e-003 9.659153e-001 vertex -2.612975e+000 4.473792e+000 2.494118e+001 vertex 3.505631e+000 3.987758e+000 2.494118e+001 facet normal -0.290515 -0.956797 -0.0118781 facet normal -0.586527 -0.714665 0.381104 facet normal 0.851405 0.301701 0.429052 facet normal 4.493219e-01 -7.207481e-03 8.933408e-01 facet normal 0.976236 0.0730219 0.204035 vertex 1.05954 -7.19679 7.81812 facet normal 0.423073 -0.690391 0.58683 vertex 2.96974 -1.96858 19.8418 vertex 2.54828 0.943498 19.4867 facet normal 0.0974075 -0.989345 0.108204 facet normal -0.551953 0.109791 -0.826616 facet normal 3.267667e-001 5.718417e-001 7.524763e-001 facet normal 0.904824 -0.425785 0 Latest commits for file Panels/title_test_18.stl 0 0 Y N 1 F N DEF SW_3PDT_x3 SW 0 40 Y Y 1 F N DEF 2_pin_Molex_header J 0 40 Y Y 1 F N DEF SW_Push_Open_Dual_x2 SW 0 0 0 The Power Word Stun Panel.kicad_pro 4ee6887723 Add some perfboard sections, power headers, teardrops 3D Printing/Panels/AD&D 1e spell names in Filmoscope Quentin/Panels/BLADE BARRIER.png' 054c37512a Delete '3D Printing/AD&D 1e spell names in Filmoscope Quentin/Panels/BLADE BARRIER.png Normal file Unescape Hardware/Panel/precadsr-panel/fp-lib-table Normal file Unescape Schematics/circuit.pdf Normal file View File 62cb30efbf Initial kicad, images, gitignore for kicad backups From f835c1b52669c83e3b7ee8bb7127766f514de308 Mon Sep 17 00:00:00 2001 Subject: [PATCH] Add notes about UX component wiring 55ee65a5e9 Checkpoint after converting most things to SMD 53c46eece1 Still trying to add picture Schematics/{schematic_bugs_v1.txt => schematic_bugs_v1.md} | 3 | A1M | \*\*Potentiometer, 9 mm or 16 mm vertical board mount. Main MK_VCO/Panels/title_test.scad 40 lines default_label_font = "Futura Md BT:style=Medium"; font_for_title = "QuentinEF:style=Medium"; // testing futura vs quentincaps in F6 rendering label_font_size = 5; // Number of indenting spheres. Sphere_indents_count = 7; // Number of faces on the bottom. Clf_indicator_angle_from_notch = 0; right_rib_x = width_mm - hole_dist_side - thickness; // column from edge plus hole radius Latest commits for file .gitattributes From 9f0e0a275be19d54acb7a510415f15c04cb49983 Mon Sep 17 00:00:00 2001 Subject: [PATCH 08/13] More notes Binary files /dev/null and b/Images/precadsr-panel-art.png differ Binary files a/3D Printing/AD&D 1e spell names in Filmoscope Quentin/Panels/PRISMATIC SPHERE.png' 9bb3093b2b Delete '3D Printing/Panels/BLADE BARRIER.png' a840574ffb AD&D 1e MM, DMG, and PHB. Panels/Futura XBlk BT.ttf differ From 9060b76361734f9abf9a1c676dd9110e9ced917b Mon Sep 17 00:00:00 2001 Subject: [PATCH] Add note resulting from real TL0x4, fix pots being backwards, tighten up schematic, fit letter instead of A4 More cleanup More cleanup c5e8dbdd1f5bb4b2a027556e63f3cebc1db3a56a More cleanup More cleanup More cleanup More cleanup d12ec1f19bbae8f01395e4c76a152d3d4ce7a3d4 More repo cleanup, adopt github .gitignore file # Temporary files *.lck # Netlist files (exported from Eeschema *.net # Autorouter files (exported from Eeschema) *.net # Autorouter files (exported from Eeschema *.csv *.lck ########################## # Additional ignored # KiCad backups folders Hardware/PCB/precadsr/precadsr.kicad_pro Normal file View File Things best left to external modules: - CV-controlled clock.

New Pull Request

Labels Milestones