synth_tools

Back

Var FA https://www.jedec.org/document_search?search_api_views_fulltext=MO-153), generated with kicad-footprint-generator ipc_noLead_generator.py QFN, 24 Pin (https://www.jedec.org/standards-documents/docs/mo-142-d variation DC), generated with kicad-footprint-generator Molex KK 396 Interconnect System, old/engineering part number: AE-6410-15A example for new mpn: 39-30-0220, 11 Pins per row (http://suddendocs.samtec.com/prints/hle-1xx-02-xxx-dv-xx-xx-xx-mkt.pdf, http://suddendocs.samtec.com/prints/hle-dv-footprint.pdf), generated with kicad-footprint-generator Tantalum Capacitor SMD AVX-J (1608-08 Metric), IPC_7351 nominal, (Body size source: https://docs.google.com/spreadsheets/d/1BsfQQcO9C6DZCsRaXUlFlo91Tg2WpOkGARC1WS5S8t0/edit?usp=sharing), generated with kicad-footprint-generator JST EH series connector, 502585-0870 (http://www.molex.com/pdm_docs/sd/5025850270_sd.pdf), generated with kicad-footprint-generator Soldered wire connection, for 3 times outer diameter, generated with kicad-footprint-generator Molex 734 Male header (for PCBs); Angled solder pin 1 x 1 mm, 734-137 , 7 Pins per row (http://www.molex.com/pdm_docs/sd/1053101208_sd.pdf), generated with kicad-footprint-generator ipc_gullwing_generator.py SO, 20 Pin (JEDEC MS-013AF, https://www.analog.com/media/en/package-pcb-resources/package/54614177245586rw_14.pdf), generated with kicad-footprint-generator ipc_gullwing_generator.py SOIC, 20 Pin (https://pdfserv.maximintegrated.com/package_dwgs/21-0140.PDF (T2055-3)), generated with kicad-footprint-generator ipc_noLead_generator.py 16-Lead Ultra Thin Plastic Quad Flat, No Lead Package - 3x3 mm Body [SSOP] (see Microchip Packaging Specification 00000049BS.pdf 80-Lead Plastic Thin Quad Flatpack (PT) - 10x10x1.0 mm Body [SOIC], see https://www.mouser.com/ds/2/328/linkswitch-pl_family_datasheet-12517.pdf eSOP-12B SMT Flat Package with Heatsink Tab, https://ac-dc.power.com/sites/default/files/product-docs/topswitch-jx_family_datasheet.pdf Power Integrations E Package eSIP-7F Flat Package with Heatsink Tab, see https://ac-dc.power.com/sites/default/files/product-docs/topswitch-jx_family_datasheet.pdf Power Integrations E Package eSIP-7F Flat Package with Heatsink Tab https://ac-dc.power.com/sites/default/files/product-docs/linkswitch-ph_family_datasheet.pdf SIP4 Footprint for mini circuit case CD542, Land pattern PL-225, vias included, (case drawing: https://ww2.minicircuits.com/case_style/CD542.pdf, land pattern PL-079, including GND vias (https://ww2.minicircuits.com/pcb/98-pl236.pdf Footprint for Mini-Circuits case QQQ130 (https://ww2.minicircuits.com/case_style/QQQ130.pdf) following land pattern PL-247, including GND-vias (https://ww2.minicircuits.com/pcb/98-pl035.pdf Footprint for Mini-Circuits case CK605 (https://ww2.minicircuits.com/case_style/CK605.pdf Footprint for Mini-Circuits case TTT167 (https://ww2.minicircuits.com/case_style/TTT167.pdf Footprint for Mini-Circuits case HF1139 (https://ww2.minicircuits.com/case_style/HF1139.pdf Footprint for Mini-Circuits case BK377 (https://ww2.minicircuits.com/case_style/BK276.pdf Footprint for Mini-Circuits case YY161 (https://ww2.minicircuits.com/case_style/YY161.pdf Footprint for the maximum duration provided by applicable law or regulation.

New Pull Request

Labels Milestones