3
1
Back

Controls From a5c5ff12ce18fecaaf346f973863d12bf361ac82 Mon Sep 17 00:00:00 2001 Subject: [PATCH] Minor layout tweaks merged pull request 'new_footprints' (#5) from new_footprints into main Reviewed-on: https://gitea.circuitlocution.com/synth_mages/MK_VCO/pulls/1 Merge pull request synth_mages/MK_VCO#5 Add jlc constraints DRC; replace order number text Add jlc constraints DRC; replace order number text Compare 19 commits » 33729ec97f More repo cleanup, adopt github .gitignore file 8976a63dc06fa25beedf8d2553931872c491047e adds README.md file again README.md | 2 Hardware/Panel/precadsr-panel/sym-lib-table | 2 | 1 | B10k | Potentiometer | | | Tayda | A-2939 | | R3, R7 | 3 | 100R | Resistor | | | | | J7 | 1 | B10k | Potentiometer | | | | | | | | J5, J12, J13 | 3 | AudioJack2 | Audio Jack, 2 Poles (Mono / TS), Switched T Pole (Normalling)"/> 969311f00cbb6d6ece9a25b5fb1d4e2884e468c0 Assorted updates From 4675f71e05fc19d3608ee6e5061bbe79ae432fb7 Mon Sep 17 00:00:00 2001 eb8580ef62 Undo converting GND to GND_JMP and fix everything that broke 3583986e89 Finished PCB, passes all passable DRCs Footprint selection, some PCB layout choices 4d8e233e93 Add CV (and knob) controlled glide to schematic Add pulldown resistors for reset debounce cap; formatting 2c2abd8837 checkpoint before getting really weird with WireIt From 5ff3077e8252367b7eceb0b21b0803904b695d42 Mon Sep 17 00:00:00 2001 Subject: [PATCH] Bring in diylc and openscad.

New Pull Request