synth_tools

Back

Traces Initial kicad, images, gitignore for kicad backups afea9d5a2c Final revision; added custom DRC as project file tstamp 42deceed-4793-4b11-91d8-f336ff75a562) Final revision; added custom DRC as project file 8976a63dc06fa25beedf8d2553931872c491047e adds README.md file 2537badf28 updates led holes to 5mm + unplated, and revises jack footprint 16c50fa0a8 Add pulldown resistors for reset debounce cap; formatting checkpoint before getting really weird with WireIt From 5ff3077e8252367b7eceb0b21b0803904b695d42 Mon Sep 17 00:00:00 2001 Subject: [PATCH] MK VCO and Luthers MK VCO and Luthers From 0d370a24cdcaf6d3fd7f0316855522b79df0fe9a Mon Sep 17 00:00:00 2001 Subject: [PATCH] rm project libraries Hardware/PCB/precadsr/fp-lib-table | 1 README.md | 4 Binary files /dev/null and b/3D Printing/Pot_Knobs/pot_knob_two_parts_cap.stl differ Binary files /dev/null and b/3D Printing/Panels/AD&D 1e spell names in Filmoscope Quentin/COLOR SPRAY.png differ Binary files /dev/null and b/3D Printing/Panels/AD&D 1e spell names in Filmoscope Quentin/Panels/MIRROR IMAGE.png create mode 100755 VCO_MANUAL_v2.pdf Update luther's layout Update luther's layout Drill report for precadsr-panel.kicad_pcb Created on Tue Mar 5 20:19:51 2024 ; FORMAT={-:-/ absolute / inch / decimal} Hardware/Panel/precadsr-panel-Gerbers/precadsr-panel.gbrjob Normal file Unescape Hardware/PCB/precadsr/ao_tht.pretty/TO-92_Inline_Wide.kicad_mod Normal file Unescape Hardware/PCB/precadsr/ao_tht.pretty/PinHeader_1x10_P2.54mm_Vertical.kicad_mod Normal file Unescape DEF Kosmo_panel_Ground_point_for_NPTH GP 0 40 Y N 1 F N DEF SW_DIP_x08 SW 0 20 Y N 1 F N DEF SW_SPDT SW 0 40 Y N 1 F N DEF SW_Push_DPDT SW 0 20 Y N 1 F N DEF SW_Coded_SH-7010 SW 0 0 Y N 1 F N DEF SW_Reed SW 0 40 Y N 1 F N DEF R_SLIDE_POT RV 0 40 Y N 1 F N DEF Kosmo_panel_Mounting_Holes_Slotted H 0 40 Y N 1 F N DEF SW_Coded_SH-7050 SW 0 0 Yet more ways of pulling comics, alt text and salient bits of blogs into Tiny Tiny RSS entries. # For PCBs designed using KiCad: https://www.kicad.org/ # Format documentation: http://kicad-pcb.org/help/file-formats/ # Temporary files *.lck # KiCad backups folders *-backups # Compressed files *.zip # Mac stuff *.DS_Store # Emacs temps *~ \#* # LTSpice Simulations/*.log Simulations/*.raw Simulations/*.txt Copper Layer Stackup: ============================================================= L1 : F.Cu front L2 : B.Cu back Drill file 'precadsr-panel.drl' contains plated through holes: ============================================================= T1 3.200mm 0.1260" (4 holes) (with 4 slots) T2 5.000mm 0.1969" (1 hole) T3 7.000mm 0.2756" (6 holes) T4 10.000mm 0.3937" (4 holes) (with 4 slots) T2 5.000mm 0.1969" (1 hole Total plated holes Total unplated holes count 16 Not plated through holes are.

New Pull Request

Labels Milestones