3
1
Back

7.0.11-7.0.11~ubuntu22.04.1} date Tue Mar 5 20:19:51 2024 Copper Layer Stackup: ============================================================= L1 : F.Cu front L2 : B.Cu back Drill file 'precadsr-panel.drl' contains plated through holes are merged with plated holes count 16 ============================================================= Total unplated holes count 16 Latest commits for file Panels/Futura Heavy BT.ttf Normal file View File Synth_Manuals/LABOR_MANUAL.pdf Normal file Unescape Fireball/Fireball_panel.kicad_pcb Normal file View File 3D Printing/Pot_Knobs/pot_knob-6mm-with-marker.stl Executable file View File Synth_Manuals/Kassutronics_Slope_Build_Docs_2.0A-1.pdf Normal file Unescape # precadsr.sch BOM Mon 19 Apr 2021 12:09:41 PM EDT Generated from schematic into main Merge pull request 'new_footprints' (#5) from new_footprints into main pull from: bugfix/v1.1 merge into: synth_mages:main Add position for resistor between coarse and +12V, value unknown bugfix/v1.1 Add note resulting.

New Pull Request