3
1
Back

Edge clearance condition "A.Type == 'pad' && A.Fabrication_Property == 'Castellated pad'" (condition "A.Net != B.Net" condition "A.Type == 'pad' && B.Type == 'track'" From f12031bb4117bdc0bfa93734f5e1f978a14297b0 Mon Sep 17 00:00:00 2001 Subject: [PATCH] Notes from MK's PCB livestream Notes from MK's PCB livestream # Format documentation: http://kicad-pcb.org/help/file-formats/ # Temporary files *.000 *.bak Initial version *.dsn *.ses Fireball/Fireball VCO saw wave core.circuitjs.txt MSD: mid surdo (sometimes MS1, MS2, etc, if multiple measures or variations) BSD: back surdo.

New Pull Request